

international atomic energy agency **abdus salam** international centre for theoretical physics

301/1352-3

MICROPROCESSOR LABORATORY SEVENTH COURSE ON BASIC VLSI DESIGN TECHNIQUES

the

29 October - 23 November 2001


IC DESIGN STYLES TEST AND DESIGN FOR TESTABILITY


available also on:


http://micdigital.web.cern.ch/micdigital/VLSI_Trieste/VLSI_Trieste.htm


Jorgen CHRISTIANSEN CERN EP Division CH-1211 Geneva 23 SWITZERLAND


These are preliminary lecture notes intended only for distribution to participants.





































Comparison						
Density Flexibility Analog Performance	FPGA Low Low (high) No Low	Gate array Medium Low No Medium	Standard cell Medium Medium No High	Full custom High High Yes Very high	Macro cell High Medium Yes Very high	
Design time Design costs Tools	Low Low Simple	Medium Medium Complex	Medium Medium Complex	High High Very complex	Medium High Complex	
Volume	Low	Medium	High	High	High	















Design methodology J. Christiansen, CERN - EP/MIC Jorgen.Christiansen@cern.ch





١ð











































































Routing:		
 Channel based: 	Routing only in channels between gates (few metal layers: 2)	
- Channel less:	Routing over gates (many metal layers: 3 - 5)	
 Often split in two s 	steps:	
Global route:	Find a coarse route depending on local routing density	
 Detailed route: 	Generate routing layout	
Trieste November 98	J.Christiansen CERN	14











Sc	ource of CAE tools	
Cadence		
 Complete set of 	tools integrated into framework	
 Mentor 		
 Complete sec of 	tools integrated into framework	
 Synopsis 		
 Power full synth 	esis tools	
 VHDL simulator 		
 Avant 		
 Power full place 		
•	r with automatic characterization tools	
 Div commercial: 		
 View-logic, Surr 	nmit, Tanner, etc.	



































































Chip mounting			
	 Pin through hole Pins traversing PCB Easy manual mounting Problem passing signals between pins on PCB (All layers) Limited density Surface Mount Devices (SMD) Small footprint on surface of PCB Special machines required for mounting No blocking of wires on lower PCB layers High density 		
Trie	ste November 98 J.Christiansen CERN		














































































	Simulation	
 Simulation is the behavior of IC. 	ne most important tool to ins	ure correct
- Circuit must be	e simulated in all possible operation	ig modes
 Digital simulat looking at way 	or output should not only be check eforms	ked by
 Circuit must be conditions 	e simulated under all process and	operating
 Best case: 	-20 deg. , good process, Vdd + 10%	x ~0.5
 Typical: 	20 deg., typical process, Vdd	x 1.0
 Worst case: 	100 deg., bad process, Vdd - 10%	x ~2.0
 Worst N - bes 	at P: NMOS bad process, PMOS good proc	ess (analog)
Best N - wors	t P: NMOS good process, PMOS bad proc	ess (analog)



Test and Design for testability

Jørgen Christiansen CERN / EP, 1211 Geneve 23, Switzerland (TEL: +41 22 767 5824, Email: Jorgen.Christiansen@cern.ch)

Overview

Basic testing theory:

- Why testing: cost of testing and yield.
- Reliability of VLSI circuits.
- What to test : Combinatorial, Sequential, Memory.
- Basic testing terms, fault models.
- Fault coverage.
- Generation of test patterns.
- Memory testing.
- Steady state power supply current testing.
- VLSI testers.
- E-beam testing.
- Test of analog IC's.

Testing:

- Design verification
- Production

Scan path testing:

- Improving controllability and observability using scan paths.
- JTAG (Joint test action group), IEEE standard 1149.1.
- JTAG protocol.
- Boundary test.
- Typical JTAG scan path cells.
- JTAG ASIC libraries.
- JTAG test equipment.
- Alternative use of JTAG.

Overview

3

п

Built in self test (BIST):


- Different schemes of BIST.
- Pseudo random generators.
- Signature analyzing.
- Built in logic block observer (BILBO).
- Running self test via JTAG.

Design for testability guidelines.


Testing seen by an ASIC designer.

Basic testing theory

Price of finding and repairing a failing design/chip




Yield



Price of 100 mm² chip compared to 50 mm² chip: $100 \text{ mm}^2/50 \text{ mm}^2 \times 0.61/0.37 = 3.4 \text{ (D=0.01)}$ $100 \text{ mm}^2/50 \text{ mm}^2 \times 0.36/0.14 = 5.3 \text{ (D= 0.02)}$

Reliability of VLSI circuits




Burn-in testing : Heating up chips to 125 deg. accelerates 1000 hours period to approx. 24 hours.

Static: power supply connected. Dynamic: Power + stimulation patterns. Functional test: Power + stimulation patterns + test.

Temperature cycling: Continuous temperature cycling of chips to provoke temperature gradient induced faults. (Non matching thermal expansion coefficients).

What to test



100 Mhz tester: N=32 ; test time = 40 seconds. N=64 ; test time = 6.000 years

Knowledge about topology of circuit must be used to reduce number of test vectors so they can be generated by tester (tester memory: 10K - 10M).

Analog and digital stimuli must be generated from a tightly synchronised system.

• •


Basic testing terms

- CONTROLABILITY: The ease of controlling the state of a node in the circuit.
- OBSERVABILITY: The ease of observing the state of a node in the circuit

Example: 4 bit counter with clear

Control of q3:

Set low: perform clear = 1 vector



Set high : perform clear + count to 1000B = 9 vectors


Testing a node in a circuit

- A: Apply sequence of test vectors to circuit which sets node to demanded state.
- B: Apply sequence of test vectors to circuit which enables state of node to be observed.
- C: The observing test vector sequence must not change state of node.


Basic testing theory

Fault models

- Fault types: Functional. Timing.
- Abstraction level: Transistor. (layout) Gate. (netlist) Macro (functional blocks).




Transistor level



CMOS logic may become NMOS logic if PMOS transistor stuck on.


Basic testing theory



Combinatorial logic may become sequential if stuck open faults


a * • • *

Basic testing theory



Dynamic storage elements may loose information if circuit run at low frequency.


Gate level



- The gate level stuck at 0/1 is the dominantly used fault model for VLSI circuits, because of its simplicity.
- Fault coverage calculated by fault simulation are always calculated using the stuck at 0/1 model. Other more complicated fault models are to compute intensive for VLSI designs.

Fault coverage = Number of faults detected by test pattern Total number of possible stuck at faults in circuit

Testability



- A: Design made with testability in mind.
- B: Design made without testability in mind but good fault coverage obtained by large effort in making test vectors.
- C: Design very difficult to test even using large effort in test vector generation.

Generation of test patterns

- Test vectors made by test engineer based on functional description and schematics. Proprietary test vector languages used to drive tester. (over the wall)
- Testvectors made by design engineer on CAE system.
- Subset of test patterns may be taken from design verification simulations.
- Generated by Automatic Test Pattern Generators (ATPG).
- Pseudo random generated test patterns.
- Fault simulation calculates fault coverage.

Fault simulation


Fault coverage found by fault simulations Test patterns Good simulation model Single fault Single fault Compare response Repeat for all possible stuck at zero/one faults

Requires long simulation times !.


Toggle test (counts how many times each node has changed) can be used to get a first impression of fault coverage.

. .

Test development cost when complexity increases:




Memory testing



Exhaustive test of a 1 M memory would take longer than estimated age of our universe.

Algorithmic test patterns used.

Large memory chips have built in redundant memory array columns enabling repair of failing memory cells.




Basic testing theory

۰ ×

VLSI testers


High speed high pin count VLSI testers are very expensive and complicated machines. (100 k\$ - 10 M\$).



+ Measurements of DC characteristics


Testers must be faster than current IC technology !.

Timing formatting of test vectors:



Quiescent current testing (Iddq)


- A CMOS device consumes very low current in steady state.
- If a transistor is stuck on, the steady state current will rise orders of magnitude when the right test pattern is applied



- Slow vector rate to get current to settle
- Many nodes tested in parallel
- Used as an additional test to improve fault coverage

E-beam testing

The reflection of an E-beam from a surface is influenced by voltage potential of the surface.





Single point probing with very good timing resolution (~100ps) using statistical averaging

Complete scan of chip to get voltage contrast picture at a specific time in pattern sequence.


Test of analog circuits

- Each analog circuit is always special.
- Difficult to access internal nodes (drive external load).
- Mixed analog/digital testers are often a digital tester with analog add ons (GPIB, VXI, VME).





Production testing




Scan path testing

Scan path testing

Scan path testing


 Improving controllability/observability by enabling all storage nodes to be controlled/observed via serial scan path.



Test principle:

- 1: Enable scan mode and scan in control data.
- 2: Disable scan mode and clock chip one cycle.
- 3: Enable scan mode and scan out observing data.

Generation of test vectors: With the high controllability/observability the test vectors can be generated automatically with a ATPG program.



• Scan path advantages:

Test vectors can be generated by ATPG programs.

Observability/Controllability problems do not have to be considered

during the design phase.

Testers do not need to have complex test vector generation capabilities for all pins of the chip (only scan in and scan out necessary).

Scan path disadvantages:

Hardware overhead: additional multiplexers must be included in the circuit. example: 20.000 gates with 500 flip-flops

```
1 flip-flop = 10 gates > 500 ff = 5000 gates
```

```
1 scan flip-flop = 12 gates > 500 ff = 6000 gates.
```

```
overhead = 1000 gates = 5%
```


Speed degrading: additional multiplexers added in signal path.

example: 2 input inverting multiplexer in 1 μ m CMOS dly= 0.44 ns (typ.).

special scan flip-flop in $1\mu m$ CMOS dly = 0.3 ns (typ.).


The JTAG standard

- IEEE 1149 standard.
- Boundary scan to test interconnect between chips.
- Internal scan to test chip.
- Control and status of built in self test.
- Chip ID
- Many commercial chips with JTAG standard implemented: Processors, FPGA, etc.



Boundary scan makes it possible to test interconnections between chips on a module.


Test of chips and board connections can be performed in-situ.



JTAG Protocol

Only 4 (5) pins used for JTAG interface


Test clock: Clock for loading control and test patterns + clock for shifting out response Test mode select: Selects mode of testing Test data in: Serial input of test patterns Test data out: serial output of response to test pattern.




The JTAG standard

v *

JTAG block diagram




JTAG Test Access Port (TAP) controller




TAP state transition only depends on Tms If Tms keept at logic one TAP controller will get to Test-logic-reset state ×

.


Connection of IC's with JTAG





Hybrid serial/parallel connection

Using JTAG testing of mixed analog/digital IC's



Consider analog part as being external and insert boundary scan registers between analog and digital.


New IEEE 1149.4 standard for test of analog parts in the process of being defined.

The JTAG standard


3 4

• ×


JTAG scan cells




Observing and controlling scan cell



JTAG cells required for Input/Output pin



JTAG testing of embedded on-chip memories




x

٠.

JTAG libraries from ASIC vendors

In FPGA's a standard JTAG controller is often available and IO cells are prepared for boundary scan


Libraries of JTAG components are normally available when designing with standard cells or gate arrays.



JTAG test equipment

Most chip testers today have options of special JTAG test facilities.

PC based JTAG test equipment available at attractive prices.



Software:

Test vector interface Netlist interface (EDIF) Scan path description interface (Boundary scan description language) JTAG test functions Fault diagnostics (Automatic test pattern generation for inter chip connections) Etc.

The JTAG standard

з.

Alternative use of JTAG

- Load programming data into programmable devices before use.
- Monitor function of device while running.
- Read out of internal registers in micro processors and digital signal processors to ease debugging of programs.

1


Built in test

Built in test


.

Different schemes of built in (self) test


Include test pattern generator and response check on chip



Make self checking during operation by duplicating all functions




Generate local check sums and check with transformation of previous check sum



Hardware overhead !!

Simple pattern generation and pattern checking




Based on polynomial division.




Pattern generation: Pseudo random patterns based on generating polynomial and seed.

Pattern checking: Multiple input signature register (MISR) generating "check sum" of input data.



Scan path cells can be implemented so they can be used as pseudo random pattern generator or multiple input signature analysing register. Built in test



•

Design for testability guidelines.

- Use static logic.
- Make design completely synchronous. use D flip-flops and not latches. no clock gating.
- No internal clock generation.
- Prevent large counter like structures.
- If possible use scan path (JTAG).
- If possible use built in test of memories.

DO NOT FORGET ABOUT TESTING WHEN CHIP IS SPECIFIED AND DESIGNED

Testing seen from an ASIC designer.

- Design verification simulations performed at full speed.
- Functional testing performed at low speed (1 Mhz).
- Few timing path delays performed to monitor process.
- Single quiescent current measurement.
- Test structures on wafers used to monitor process.
- Test vectors taken from design verification simulations.
- Test vectors must conform to tester restrictions. (checked by special programs)
- Most ASIC manufactures offer scan path cells and ATPG programs.
- Most ASIC manufactures offer JTAG boundary scan I/O cells and TAP controller.

Alternatives to buy expensive tester

 Build custom test setup for each chip. New hardware must be built each time. Custom software, no link to CAE system. No accurate control of parameters (timing, signal levels, loading ,etc.). User unfriendly (looking at waveforms, debugging). Characterization not possible. Difficult "what if" testing/verification. May be required for specialized tests (noise measurements).

• Subcontract testing.

Lots of documentation required (may be an advantage). Test houses may not have equipment to test special mixed analog/digital IC's. Difficult to specify specialized test (mixed analog/digital, noise, time res.) Very difficult (impossible) for non designer to perform design verification (what's wrong) Difficult "what if" testing/verification.

Good for large production series where test procedure well specified.

- Rent test time at external location.
 Difficult to integrate specialized equipment into foreign tester.
 Lacking support from test specialist understanding special IC's.
 Geographical displacement of design team for extended period.
- Test in final application

Think of poor system designer having to test chips and system at the same time.

No accurate control of parameters, characterization not possible.

Does not prove that chip works as specified.

Only proves that this chip works in specific application (low rate, loading, process parameters). May be required as final test for very specialized IC's.