united nations successional, scientific and cultural organization the abdus salam

international centre for theoretical physics



SMR.1073-5

ICTP-UNU-Microprocessor Laboratory Fifth Course on Basic VLSI Design Techniques

9 November - 4 December 1998

IC DESIGN STYLES

Jorgen CHRISTIANSEN CERN EP Division CH-1211 Geneva 23 SWITZERLAND

These are preliminary lecture notes intended only for distribution to participants

IC design styles J. Christiansen, CERN - EP/MIC Jorgen.Christiansen@cern.ch























Comparison							
	FPGA	Gate array	Standard cell	Full custom	Macro cell		
Density	Low	Medium	Medium	High	High		
Flexibility	Low (high)	Low	Medium	High	Medium		
Analog	No	No	No	Yes	Yes		
Performance	Low	Medium	High	Very high	Very high		
Design time	Low	Medium	Medium	High	Medium		
Design costs	Low	Medium	Medium	High	Hìgh		
Tools	Simple	Complex	Complex	Very complex	Complex		
Volume	Low	Medium	High	High	High		







































J. Christiansen, CERN - EP/MIC Jorgen.Christiansen@cern.ch













Simulation					
 Simulates b 	ehavior of designed circuit				
– Input:	Models (transistor, gates, macro) Textual netlist (schematic, extracted layout, behavioral) User defined stimulus				
 Output: 	Circuit response (waveforms, patterns) Warnings				
Transistor le	evel simulation using analog simulator (SPICE)				
 Time dor 	nain				
 Frequence 	cy domain				
- Noise					











Routing only in channels between gates (few metal layers: 2)	
Routing over gates (many metal layers: 3 - 5)	
steps:	
Find a coarse route depending on local routing	
Generate routing layout	
J.Christiansen/CERN]4
	(few metal layers: 2) Routing over gates (many metal layers: 3 - 5) steps: Find a coarse route depending on local routing density Generate routing layout







י ו-

i

(

1

4

.

A

-11

ы ы ы

Source of CAE tools				
•	Cadence			
	 Complete set of tools integrated into framework 			
•	Mentor			
	 Complete set of tools integrated into framework 			
•	Synopsis			
	 Power full synthesis tools 			
	 VHDL simulator 			
•	Avant			
	 Power full place and route tools 			
	 Hspice simulator with automatic characterization tools 			
•	Div commercial:			
	 View-logic, Summit, Tanner, etc. 			

\$25



.













4-1 16-1

4

-

4

म ज

~ •

+-+ ₩-1









P=3







1 4 4

4

•

.

ז ר

4

ज्म --।

-

⊷ i • i

-









<section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>






: L

(| |

∢ ¶

4

.

1

4

₹ **₹** Ţ

ज ज्ञ

1 2 2

4...4 (aca)

чы⊷.) (ань.)) чы∼. (

Chip mounting		
 Limited densi Surface Moun Small footprir Special mach 	g PCB mounting ing signals between pins on PCB (A ly	ll layers)
Trieste November 98	J.Christiansen/CERN	6









••

.

.....









ъų

60-1









*1

Good design practices (What not to do)

J. Christiansen, CERN - EP/MIC Jorgen.Christiansen@cern.ch





4

* * *

ন ল

-

. veri

-

-

Choice of technology		
peed, complexity)		
Synthesis, P&R, etc.		
, adders, RAM, ROM, PLL's, et	c.)	
osts		
g run: NRE		
/afer (MPW)		
nnology		
only have a life time of ~5 years		
on of volume		
	peed, complexity) Synthesis, P&R, etc.	







₩ *

е н

w

æ

Hiri A

sient nent ⊳n









t

4

⊣ Æ

-

- 1

in i









-

-

---- | 441 | 11- -

Simulation			
Simulation is the	e most important tool to insi	ure correct	
behavior of IC.			
 Circuit must be 	simulated in all possible operatin	g modes	
 Digital simulator 	output should not only be check		
looking at wave			
 Circuit must be conditions 	simulated under all process and	operating	
Best case:	-20 deg., good process, Vdd + 10%	x ~0.5	
 Typical: 	20 deg., typical process, Vdd	x 1.0	
 Worst case: 		x ~2.0	
 Worst N - best 	P: NMOS bad process, PMOS good proc		
	P: NMOS good process, PMOS bad proc		
Trieste November 98	LCbristiansen/CERN	16	

\$51

