

301/1152-2


Microprocessor Laboratory
Sixth Course on Basic VLSI Design Techniques
8 November - 3 December 1999

VIHDL ALLIANCE

Nizar ABDALLAH
Actel Corporation
955 East Arques Avenue
Sunnyvale, 94086-4533 California
U.S.A.

These are preliminary lecture notes intended only for distribution to participants.

The ALLIANCE System



UNIVERSITY OF TRIESTE

INTRODUCTION



ICTP-UNESCO

Trieste

NIZAR ABDALLAH

LABORATOIRE MASI - EQUIPE CAO-VLSI

UNIVERSITE PIERRE ET MARIE CURIE (PARIS VI)

**4, PLACE JUSSIEU, 75252 PARIS CEDEX 05
FRANCE**

 : **Nizar.Abdallah@masi.ibp.fr**

 : **33 - 1 44 27 53 99**

OUTLINE

I - INTRODUCTION

II - DESIGN METHODOLOGY: AN OVERVIEW

III - ABSTRACTION LEVELS IN ALLIANCE

IV - VHDL: A HARDWARE DESCRIPTION LANGUAGE

V - VHDL: THE ALLIANCE SUBSET


VI - ALLIANCE: A COMPLETE DESIGN SYSTEM

VII - TODAY'S CHALLENGES IN CAD TOOLS



THE MASI LABORATORY

UNIVERSITY PIERRE ET MARIE CURIE
NATIONAL CENTRE OF SCIENTIFIC RESEARCH



168 RESEARCHERS

ARCHITECTURE 59
DISTRIBUTED SYSTEMS 36

NETWORKS & PERFORMANCES 30
PARALLEL ALGORITHMS 17

THE MASI LABORATORY

UNIVERSITY PIERRE ET MARIE CURIE
NATIONAL CENTRE OF SCIENTIFIC RESEARCH

168 RESEARCHERS

• ARCHITECTURE	59	• NETWORKS & PERFORMANCES	30
• DISTRIBUTED SYSTEMS	36	• PARALLEL ALGORITHMS	17



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 3

THE ARCHITECTURE GROUP

CAD FOR VLSI		ARCHITECTURE	
PORTABLE LIBRARIES	9	SUPERSCALAR PROCESSOR	5
VERIFICATION	7	RCUBE ROUTER	8
LOGIC SYNTHESIS	5	RAPID COPROCESSOR	6
ARCHITECTURE SYNTHESIS	4		
TEST	5		



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 4

EDUCATION TARGET

- UNDERGRADUATE STUDENTS: (\approx 80 STUDENTS AND 72 HOURS)
 - ◆ ELECTRICAL ENGINEERING
 - ◆ COMPUTER SCIENCE
- POSTGRADUATE STUDENTS (\approx 60 STUDENTS AND 300 HOURS)
 - ◆ DEA MEMI
 - ◆ DESS CIMI



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 5

THE ALLIANCE SYSTEM

- A COMPLETE SET OF CAD TOOLS FOR DIGITAL CMOS VLSI DESIGN.
- PROPOSES A DESIGN METHODOLOGY.
- PORTABLE, COMPACT AND EASY TO LEARN.
- ALLIANCE IS TOTALLY FREE.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 6

OUTLINE

I - INTRODUCTION.

II - DESIGN METHODOLOGY: AN OVERVIEW.

III - ABSTRACTION LEVELS IN ALLIANCE.

IV - VHDL: AN OVERVIEW.

V - VHDL: THE ALLIANCE SUBSET.


VI - ALLIANCE: A COMPLETE DESIGN SYSTEM.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 1




UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 2

DESIGNER'S DREAM




UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 3

MILLIONS OF SEGMENTS PUT TOGETHER.



HOW TO DEAL WITH SUCH COMPLEXITY ?




UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 4

ONE MILLION OF TRANSISTORS CONNECTED TOGETHER.



β **STILL TOO COMPLEX.....!!!**




UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 5

HUNDRED THOUSAND OF CELLS CONNECTED TOGETHER.



✗ STILL TOO COMPLEX.....!!!



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 6

DOZEN OF FUNCTIONAL BLOCKS THAT COMMUNICATE
TOGETHER.

✓ I UNDERSTAND (Ouf !!!)



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 7

A SET OF EQUATIONS THAT REFLECT THE WHOLE
FUNCTIONALITY OF THE CIRCUIT.

```
entity adder is
port (
    a, b : Bit;
    c, d : bit
);

architecture adder is

a <= b or c
d <= b and c;
end;
```

✓ I UNDERSTAND WHAT THIS CIRCUIT IS SUPPOSED TO DO.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 8

SO,

HOW TO DEAL WITH SUCH COMPLEXITY ?

✓ ABSTRACTION

✓ HIERARCHY



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 9

LEVELS OF ABSTRACTION

TO GO ACROSS THESE DIFFERENT LEVELS OF ABSTRACTION

I NEED

A DESIGN METHODOLOGY




UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 10

DESIGN METHODOLOGY

TOP-DOWN METHODOLOGY



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 11

STEP 1: SPECIFICATIONS (1)

PUT DOWN THE CIRCUIT CONCEPT.

TWO REASONS:

- TO BE ABLE TO CHECK IT BEFORE MANUFACTURING.
- TO HAVE A REFERENCE MANUAL FOR COMMUNICATION.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System


SLIDE 12

STEP 1: SPECIFICATIONS (2)

COMMUNICATION LANGUAGE.

BETWEEN DIFFERENT PEOPLE ON THE PROJECT AND BETWEEN PEOPLE AND COMPUTERS.

- ✗ NO ORDINARY LANGUAGE.
- ✓ ACCURATE LANGUAGE.
- ✓ A LANGUAGE THAT CAN BE SIMULATED.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 13

STEP 2: HOW TO ?(1)

VERY DIFFICULT STEP: RELAYS ON THE KNOW-HOW OF THE DESIGNER.

MAIN IDEA: TO SPLIT INTO SEVERAL SMALL PARTS.

DIVIDE AND CONQUER STRATEGY.

HIERARCHY.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 14

STEP 2: HOW TO ? (2)

THE CUTTING IS GUIDED BY:

1. REGULARITY OR NOT.

- IDENTIFY REGULAR BLOCKS.
- IDENTIFY RANDOM LOGIC BLOCKS.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 15

STEP 2: HOW TO ? (3)

THE CUTTING IS GUIDED BY:

2. TIMING ASPECTS.

- COARSE ESTIMATION OF TIMING.
- LOOKING FOR A GOOD BALANCE.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 16

STEP 2: HOW TO ? (4)

THE CUTTING IS GUIDED BY:

3. TOPOLOGY.

- ALREADY IN MIND THE CIRCUIT FORM.
- AN IDEA ABOUT THE SIZE OF EACH PART.
- AN IDEA ABOUT THE ROUTING.
- OPTIMIZING SILICON AREA USAGE.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

SLIDE 17

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

STEP 2: HOW TO ? (5)

THE CUTTING IS GUIDED BY:

4. TECHNOLOGY.

- USING GAAS OR CMOS ?
- USING PALs OR STANDARD CELLS ?



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 18

STEP 2: HOW TO ? (6)

THE CUTTING IS GUIDED BY:

5. CAD TOOLS.

- WHAT TOOLS DO I HAVE TO MAKE MY CIRCUIT ?

EX: NO SYNTHESIS TOOLS SO I TRY TO REDUCE THE RANDOM LOGIC PART.



STEP 3: IMPLEMENTATION

EACH PART WILL BE IMPLEMENTED USING A PARTICULAR METHOD. WHEN I SPLIT MY CIRCUIT, I HAVE ALREADY DECIDED WHICH ONE.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 20



STEP 4: ASSEMBLAGE

THE ASSEMBLAGE IS DONE IN A HIERARCHICAL WAY, STARTING FROM THE LOWEST LEVEL.



CONCLUSION (1)

AT EACH STEP, THE INFORMATION IS ENHANCED:

1. FROM THE IDEA DOWN TO THE SPECIFICATIONS.
2. WHEN STRUCTURING THE MODEL IN AN OTHER WAY.
3.

⇒ AT EACH STEP, A VERIFICATION IS TO BE DONE.



CONCLUSION (2)

ALL ALONG THE METHODOLOGY, WE HANDLED DIFFERENT VIEWS:

1. EQUATIONS.
2. NETLISTS.
3. LAYOUT.



CONCLUSION (3)

T H E R E I S A M E T H O D.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 24



OUTLINE

I - INTRODUCTION.

II - DESIGN METHODOLOGY: AN OVERVIEW.

III - ABSTRACTION LEVELS IN ALLIANCE.

IV - VHDL: AN OVERVIEW.

V - VHDL: THE ALLIANCE SUBSET.

VI - ALLIANCE: A COMPLETE DESIGN SYSTEM.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 1

3 DIFFERENT VIEWS

ALL ALONG THE METHODOLOGY, WE HANDLED DIFFERENT VIEWS:

1. BEHAVIORAL VIEW (EQUATIONS).
2. STRUCTURAL VIEW (NETLISTS).
3. LAYOUT VIEW.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 2

BEHAVIORAL VIEW (1)

LOGICAL EQUATIONS

- DESCRIPTION FORMALISM.

A SET OF LOGICAL EQUATIONS (BOOLEAN) REPRESENTING
BOOLEAN FUNCTIONS.

EXAMPLE: $U = A.(A+B)$ $V = C.D$ $T = D \oplus E$

$X = U.V$ $Y = V + T + X$ $Z = T.E$



BEHAVIORAL VIEW (2)

LOGICAL EQUATIONS

- REPRESENTATION.

A DIRECTED ACYCLIC GRAPH INCLUDING THREE KINDS OF NODES: INPUT, INTERMEDIARY, OUTPUT.

EACH INTERMEDIARY OR OUTPUT NODE IS ASSOCIATED TO A LOGICAL EXPRESSION.


EACH NODE IS ASSOCIATED TO A VARIABLE NAME.



BEHAVIORAL VIEW (3)

BOOLEAN NETWORK

- REPRESENTATION.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 5

STRUCTURAL VIEW (1)

FOR ALL THESE VIEWS, WE ARE LOOKING FOR BASIC CONCEPTS:
COMPLETELY INDEPENDENT FROM A GIVEN LANGUAGE.

IN THE STRUCTURAL VIEW:

- CONNECTORS: ID, DIRECTION, ETC....
- SIGNALS: ID, TYPE (EXTERNAL OR NOT), ETC....
- INSTANCE: ID, MODEL NAME, PORTS, ETC....



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 6

LAYOUT VIEW (1)

SYMBOLIC LAYOUT: PRINCIPLES

- PORTABILITY
- SIMPLICITY
- ROBUSTNESS



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 7

LAYOUT VIEW (2)

SYMBOLIC LAYOUT: OUR APPROACH

THIN FIXED GRID, SYMBOLIC LAYOUT.

DISTANCES FORM CENTER TO CENTER \Rightarrow GOOD DENSITIES.

SPECIAL SYMBOLIC LAYOUT EDITOR.

AUTOMATIC TRANSLATION FROM SYMBOLIC TO PHYSICAL.




UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 8

HOW TO DEAL WITH THESE VIEWS ? (1)




UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 9

HOW TO DEAL WITH THESE VIEWS ? (2)



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 10

INDEPENDENCE (1)

A MAJOR IDEA IN ALLIANCE IS ITS INDEPENDENCE FROM
ANY GIVEN LANGUAGE.

IDENTIFY THE CONCEPTS THAT:

- ✗ DO NOT DEPEND ON A LANGUAGE.
- ✓ DEPENDS ON THE ABSTRACTION LEVEL.




UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 11

INDEPENDENCE (2)



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design: Techniques: The ALLIANCE System

SLIDE 12

OUTLINE

I - INTRODUCTION

II - DESIGN METHODOLOGY: AN OVERVIEW


III - ABSTRACTION LEVELS IN ALLIANCE

IV - VHDL: A HARDWARE DESCRIPTION LANGUAGE



Why an HDL ? (1)

✗ Hardware Solutions Limits



UNIVERSITY OF MASSACHUSETTS
LOWELL

VHDL: A HARDWARE DESCRIPTION LANGUAGE



LOWELL

Why an HDL ? (2)

- ✗ Increasing Complexity
- ✗ Increasing Cost in Time & Investment
- ✗ Increasing Knowledge Requirement

A Software Solution is Needed



Why an HDL ? (3)

✗ Programming Language not Suited

A Special Purpose Language : HDL



UNIVERSITY OF MICHIGAN

VHDL: A HARDWARE DESCRIPTION LANGUAGE



UNIVERSITY OF MICHIGAN

Why VHDL ? (1)

Circuit Manufacturers
Fully Satisfied with their
Proprietary HDLs...



Why VHDL ? (2)

Problems for system manufacturers

- ✗ Different vendors ➡ different incompatible HDLs
- ✗ Impossible to verify a whole mixed-system



UNIVERSITY OF TWENTE

VHDL: A HARDWARE DESCRIPTION LANGUAGE



Why VHDL ? (3)

- ✗ Vendor dependency
- ✗ Design documentation exchange

**A Standard HDL from the System
Manufacturer's Point of View: V H D L**



VHDL

Very High Speed Integrated Circuits (VHSIC)

Hardware

Description

Language



PMC-VLSI

VHDL: A HARDWARE DESCRIPTION LANGUAGE



IEEE

History

- 1981: an Extensive Public Review (DOD)
- 1983: a Request for Proposal
(Intermetrics, IBM, and Texas Instruments)
- 1986: VHDL in the Public Domain
- 1987: a Standard Language VHDL'87 (IEEE-1076)
- 1992: a New Standard VHDL'92



Advantages & Drawbacks

Standard



Open language

- ✓ Vendor independent
- ✓ User definable
- ✓ Wide capabilities

- ✗ Complex tools
- ✗ Slow tools



UNIVERSITY OF MICHIGAN

VHDL: A HARDWARE DESCRIPTION LANGUAGE



UNIVERSITY OF TEXAS AT AUSTIN

Abstraction Levels (1)

Algorithmic Level


- Very High Abstraction Level
- Functional Interpretation of a Discrete System
- No Implementation Details
- Sequential Program-Like Description
- Programmer's Point of View



Abstraction Levels (2)


Finite State Machine Level

- Controller Part of a Digital Design
- Internal States
- State Changement Driven by:
 - ✧ Status Information
 - ✧ Clock and other External Inputs...



Abstraction Levels (3)

Register Transfer Level




- Registers Connected by Combinational Logic
- Very Close to the Hardware



Abstraction Levels (4)

Gate Level



- A Gate Net-List Describing Instantiation of Models




PURDUE

VHDL: A HARDWARE DESCRIPTION LANGUAGE



Abstraction Levels (5)


Layout Level



- A Set of Segments and Layers



Synthesis Flow




UNIVERSITY OF THE PACIFIC

VHDL: A HARDWARE DESCRIPTION LANGUAGE




UNIVERSITY OF THE PACIFIC

VHDL Main Features



VHDL Architectures



A Dataflow Language (1)

CONTROLFLOW  DATAFLOW

EX: C language assignment

$X = A \& B;$

X is computed out of A and B ONLY each time this assignment is executed

EX: VHDL signal assignment


 $X \leq A \text{ and } B;$

A PERMANENT link is created between A, B, and X

X is computed out of A and B WHENEVER A or B change



A Dataflow Language (2)

CONTROLFLOW



DATAFLOW

EX: C language assignment

X = A & B;

X = C & D;

✓ **YES**

EX: VHDL assignment

~~**X <= A and B;**~~

~~-----~~

~~**X <= C and D;**~~

~~**✗ NO**~~



UNIVERSITY OF MICHIGAN

VHDL: A HARDWARE DESCRIPTION LANGUAGE



Basic Structures

Basic Building Blocks

- Entity
- Architecture
- Configuration
- Package
- Library



Entity Declaration (1)

The External Aspect of a Design Unit

```
entity entity_name is
    [generic_declaration]
    [port_clause]
    {entity_declarative_item}
[begin
    entity_statement_part]
end [entity_name];
```

What is visible



PMI-MASJ

VHDL: A HARDWARE DESCRIPTION LANGUAGE

Philippe L. Lacroix, M. S. S. S.



ICTP-UNESCO


Entity Declaration (2)

Example

```
entity FULL_ADDER is
  port (A, B, Cin : in BIT;
        S, Cout : out BIT);
end FULL_ADDER;
```

MODE: in, out, inout...

DATATYPE



UNIVERSITY OF THE PACIFIC
FACULTY OF ENGINEERING

VHDL: A HARDWARE DESCRIPTION LANGUAGE

Copyright © 2000 by the IEEE Press. All rights reserved.



ICTP/UNESCO


TRISTE

1. 2. 3. 4. 5.

The Internal Aspect of a Design Unit

how it works

- Collection of CONCURRENT Statements Executed in PARALLEL
- Concurrent Statements Communicate through SIGNALS



Architectures (2)

A Behavioral Style

```
entity FULL_ADDER is  
  port (A, B, Cin : in  BIT;  
        S, Cout  : out BIT);  
end FULL_ADDER;  
architecture DATAFLOW of FULL_ADDER is  
  signal X : BIT;  
begin  
    X    <= A xor B;  
    S    <= S xor Cin after 10 ns;  
    Cout <= (A and B) or (X and Cin) after 5 ns;  
end DATAFLOW;
```



Architectures (3)

A Structural Style

architecture STRUCTURE of FULL_ADDER is
component HALF_ADDER

port (I1, I2 : in BIT;
Carry, S : out BIT);

end component;

component OR_GATE

port (I1, I2 : in BIT;
O : out BIT);

end component;

signal X1, X2, X3 : BIT;

DECLARATIVE
PART



Architectures (4)

A Structural Style

begin

HA1 : HALF_ADDER port map (
 I1 => A, I2 => B, Carry => X1, S => X2);

HA2 : HALF_ADDER port map (
 I1 => X2, I2 => Cin, Carry => X3, S => S);

OR1 : OR_GATE port map (
 I1 => X1, I2 => X3, O => Cout);

end STRUCTURE ;


**DESCRIPTIVE
PART**



Architectures (5)

Structural Style to represent Hierarchy

entity-architecture



PMG/ALSI

1997

VHDL: A HARDWARE DESCRIPTION LANGUAGE

Through the use of the VHDL language, the hardware design can be described in a high-level, abstract manner.




ICP/ENES/C

1997

Architectures (6)

Structural & Behavioral in a Design Tree



ICTP-VIS
2000

VHDL: A HARDWARE DESCRIPTION LANGUAGE




ICTP-UNESCO

TRISTE

Architectures (77)

entity/architecture: a One to Many Relationship



FAC-UM

VHDL: A HARDWARE DESCRIPTION LANGUAGE



FAC-UM

Configurations (1)

Specification Inside the Architecture Body

for instantiation_list: component_name use binding_indication;



use library_name.entity_name [(architecture_name)];

- **Binding a couple "entity/architecture" to each instance**



Configurations (2)

Declaration as a Separate Design Unit

```
configuration configuration_name of entity_name is  
    for { architecture | component } binding_indication;  
end [configuration_name];
```

- Can be compiled separately and stored in a library
- It defines a configuration for a particular entity



PMG-MASI

1998

VHDL: A HARDWARE DESCRIPTION LANGUAGE

© 1998 by the IEEE and the ACM Press



IEEE

1998

Packages


Global Design Unit

```
package package_name is
    {package_declarative_item}
end [package_name];
package body package_name is
    {package_body_declarative_item}
end [package_name];
```

- Same declarations visible by a number of design entities
- May contain subprograms, components, signals, ...



Design Libraries



```
library library_name ;  
use library_name.package_name.all;
```

- May contain: packages, entities, architectures, configurations



PMCMASI

PMCMASI

VHDL: A HARDWARE DESCRIPTION LANGUAGE

© 1994 by the IEEE Press. ISBN 0-7321-2267-1.



UNESCO

Data Objects (1)

Three Classes

➤ Constants

- ✧ Initialized to a specific value and never modified

constant MSB : INTEGER := 5;

➤ Variables

- ✧ Used to hold temporary data
- ✧ Only used within processes & subprograms

variable DELAY : INTEGER range 0 to 15 := 0;



Data Objects (2)

Three Classes

➤ Signals

- ✧ Used to communicate between processes
- ✧ When declared in a package : Global Signals
- ✧ Also declared within entities, blocks, architectures
- ✧ Can be used but not defined in processes and subprograms

signal CLK : BIT;



PMU-MASU
Iraq

VHDL: A HARDWARE DESCRIPTION LANGUAGE



UOQ
Iraq

Data Types (1)

Enumeration Types

- The first identifier is the default value
- ```
type COLOR is (RED, ORANGE, YELLOW);
type TERNARY is ('1', '0', 'X');
variable X : COLOR;
signal Y : TERNARY;
```



# Data Types (2)

## Integer Types

- The range must be specified
- No logical operations on integer  
type `MEMORY_SIZE` is range 1 to 2048;



PMC-MASJ

*VHDL: A HARDWARE DESCRIPTION LANGUAGE*



JCTP-UNESCO

## **Data Types (3)**

### **Predefined VHDL Data Types**

#### **IEEE 1076-1987 Standard Package**

- **BOOLEAN** : (false , true)
- **BIT** : ( '0', '1' )
- **CHARACTER**
- **INTEGER** : range -2 147 483 647 to +2 147 483 647
- **NATURAL** : Subtype of INTEGER (Non Negative)
- **POSITIVE** : Subtype of INTEGER (positive)
- **BIT\_VECTOR** : array of BIT values
- **STRING** : array of CHARACTERS
- **REAL** : range -1.0E+38 to +1.0E+38
- **TIME** : Physical type used for simulation



# Data Types (4)

## Array Types

### ➤ Constrained Array

**type VEC\_64 is array (0 to 63) of INTEGER;**

**variable S : VEC\_64;**

**variable S1 : INTEGER;**

**S1 := S (1);**

### ➤ Unconstrained Array

**type BIT\_VECTOR is array (POSITIVE range <>) of BIT;**

**signal S : BIT\_VECTOR (4 downto 0);**

### ➤ Multiple Dimentional Arrays

**type TWO\_D is array (0 to 7, 0 to 3) of INTEGER;**



PMI-MASI

*VHDL: A HARDWARE DESCRIPTION LANGUAGE*



UNIVERSITÀ DI PISA

## **Data Types (5)**

### **Record Types**

**type DATE is  
    record**

**YEAR : INTEGER range 1900 to 1999 ;**

**MONTH : INTEGER range 1 to 12 ;**

**DAY : INTEGER range 1 to 31 ;**

**end record ;**

**signal S : DATE;**

**variable Y : INTEGER range 1900 to 1999 ;**

**Y := S.YEAR ;**



# Data Types (6)

## STD\_LOGIC Data Types

### IEEE 1164-1993 Standard Logic Package

type STD\_ULOGIC is (

|     |    |                 |
|-----|----|-----------------|
| 'U' | -- | Uninitialized   |
| 'X' | -- | Forcing Unknown |
| '0' | -- | Forcing Low     |
| '1' | -- | Forcing High    |
| 'Z' | -- | High Impedance  |
| 'W' | -- | Weak Unknown    |
| 'L' | -- | Weak Low        |
| 'H' | -- | Weak High       |
| '-' | -- | Don't Care      |



Unresolved  
Data Type

Used in Synthesis



PMC-MASL

1994-1995

VHDL: A HARDWARE DESCRIPTION LANGUAGE

Copyright © 1994 by John Wiley & Sons, Inc.



IEEE PRESS

1995



## Data Types (77)

### STD\_LOGIC Data Types IEEE 1164-1993 Standard Logic Package

- **STD\_LOGIC : Resolved (Resolution Function provided)**
- **STD\_LOGIC\_VECTOR**
- **STD\_ULOGIC\_VECTOR**



## Data Types (77)

## Also,

- **FILE** : Useful for RAM Values or Stimuli Files
- **ACCESS** : Like "pointers" in High Level Languages
- **TEXT** : FILE of STRING (TEXTIO package)
- **LINE** : access STRING (TEXTIO package)



PNIC-MAS1-2-1

# VHDL: A HARDWARE DESCRIPTION LANGUAGE



16744 NISCC

# Subtypes

## Subsets of Other Types

- To Insure Valid Assignments
- Inherit All Operators and Subprograms from the Parent Type

**subtype DIGIT is INTEGER range 0 to 9;**



# Operators

## Six Classes

|                        |                             |
|------------------------|-----------------------------|
| LOGIC OPERATOR         | and , or , nand , nor , xor |
| RELATIONAL OPERATOR    | = , /= , < , <= , > , >=    |
| ADDING OPERATOR        | + , - , &                   |
| SIGN                   | + , -                       |
| MULTIPLYING OPERATOR   | * , / , mod , rem           |
| MISCELLANEOUS OPERATOR | ** , abs , not              |

**PRECEDENCE ORDER**



PMI-MASI

*VHDL: A HARDWARE DESCRIPTION LANGUAGE*



UNIVERSITY OF PUNE

## **Operands (1)**

- **Literals : 'x' , "1100" , 752 , B"11001" , O"277" , X"4C"**
  - ✧ **numeric, character, enumeration, or string**
- **Identifiers :**
  - ✧ **starts with (a-z) followed by letters, '\_', or digits**
  - ✧ **Not case-sensitive**
  - ✧ **Some are reserved words**
- **Indexed Names : S (3) , DATA (ADDR)**



# Operands (2)

- **Slice Names : variable ORG : BIT\_VECTOR (7 downto 0)**
  - ✧ **Sequence of elements of an array object**
- **Aliases : alias MSB : BIT is ORG (7)**
  - ✧ **New name for a part of a range of an array**
- **Aggregates**
- **Qualified Expressions**
- **Function Calls**
- **Type Conversions**



## **Operands (3)**

**Attributes Names**

**A Data Attached to VHDL Objects**

- **S'LEFT** : Index of the leftmost element of the data type
- **S'RIGHT** : Index of the rightmost element of the data type
- **S'HIGH** : Index of the highest element of the data type
- **S'LOW** : Index of the lowest element of the data type
- **S'RANGE** : Index range of the data type
- **S'REVERSE\_RANGE** : Reverse index range
- **S'LENGTH** : Number of elements of an array



INTERNATIONAL CENTER FOR THEORETICAL PHYSICS

*VHDL: A HARDWARE DESCRIPTION LANGUAGE*



ICTP/UNESCO

TRIP

# **Operands (4)**

**Attributes Names**

**A Data Attached to VHDL Signals**

- **S'EVENT : A change value at the current simulation time**
- **S'STABLE : No change value at the current simulation time  
if (CK = 0 and not CK'STABLE)**
- **.....**



IMC-ALAS  
P. 10

**VHDL: A HARDWARE DESCRIPTION LANGUAGE**

Chapter 1: Introduction to VHDL



IMC-ALAS  
P. 10



# Concurrent Statement

## Natural Concept for Describing Hardware

- Concurrent Signal Assignment
- Conditional Signal Assignment
- Selected Signal Assignment
- Block Statement
- Concurrent Assertion Statement
- Process Statement



# Concurrent Signal Assignment

## Represent an Equivalent Process Statement

target <= expression [ after time\_expression ] ;

- Signals are associated with Time
- With "after", the assignment is scheduled to a future simulation time
- Without "after", the assignment is scheduled at a Delta Time after the current simulation time



# Conditional Signal Assignment

## More than One Expression

```
target <= { expression [after time_exp] when condition else }
 expression [after time_exp] ;
```

- Condition / expression except for the last expression
- One and only one of the expressions is used at a time



# Selected Signal Assignment

## Only One Target

with choice\_expression select

```
target <= { expression [after time_exp] when choices ,
 expression [after time_exp] when choices ;
```

- "when others" is used when all the cases were not treated



PMC-MASI

INSTRUMENTATION

*VHDL: A HARDWARE DESCRIPTION LANGUAGE*

Prof. Dr. G. J. J. M. van der Plas, Dr. J. J. M. van der Plas, Dr. J. J. M. van der Plas



TU/e Eindhoven University of Technology

# Block Statement (1)

## A Set of Concurrent Statements

```
label : block
 { block_declarative_part }
begin
 { concurrent_statements }
end block [label] ;
```


- Used to organize a set of concurrent statements hierarchically



# Block Statement (2)

## In Synchronous Descriptions

```
latch : block (CLK = '1')
begin
 Q <= GUARDED D ;
end block latch ;
```



PMCMAS

Block

*VHDL: A HARDWARE DESCRIPTION LANGUAGE*

Chapter 2: Synchronous Descriptions



ETH ZÜRICH

# Assertion Statement

## Only One Target

**assert condition**

**[ report error\_message ]**

**[ severity severity\_level ] ;**

- **If the condition is false, it reports a diagnostic message**
- **Useful for detecting condition violation during simulation**
- **Not used in synthesis**



# Process Statement (1)

## A Set of Sequential Statements

```
[label :] process [(sensitivity_list)]
 { process_declarative_part }
begin
 { sequential_statements }
end process [label] ;
```

- All processes in a design executes **CONCURRENTLY**
- At a given time, **ONLY ONE** sequential statement executed within each process
- Communicates with the rest of a design through signals





## Process Statement (2)

### A Pseudo-Infinite Loop

```
process
begin
 sequential_statement_1 ;
 sequential_statement_2 ;

 sequential_statement_n ;
end process;
```

- A Synchronization Mechanism is Needed



# Process Statement (3)

## Synchronization Mechanism

wait

[ on signal\_name { signal\_name } ]  
[ until boolean\_expression ]  
[ for time\_expression ] ;

- Objects being waited upon should be **SIGNALS**



PMC-MASE  
P. M. C.

*VHDL: A HARDWARE DESCRIPTION LANGUAGE*

Copyright © 2000 by P. M. C.



DEPARTMENT OF ELECTRICAL ENGINEERING

## Process Statement (4)

### The Sensitivity List

```
process [(sensitivity_list)]
begin
 { sequential_statements }
end process ;
```

- Equivalent to a "wait" statement as the last statement  
wait on sensitivity\_list ;



# Sequential Statement

## Insight Into Statements within Processes

- Variable Assignment
- Signal Assignment
- If
- Case
- Null
- Assertion
- Loop
- Next
- Exit
- Wait
- Procedure Calls
- Return



# Variable Assignment Statement

## Immediate Assignment

**target\_variable := expression ;**

- Always executed in **ZERO SIMULATION TIME**
- Used as temporary storages
- Can not be seen by other concurrent statements



## Signal Assignment Statement (1)

## Defines a DRIVER of the Signal

```
target_signal <= [transport] expression [after time_expression] ;
```

- Within a process, **ONLY ONE** driver for each signal
- When assigned in multiple processes, it has **MULTIPLE DRIVERS**. A **RESOLUTION FUNCTION** should be defined



PNC-MASL

100

## VHDL: A HARDWARE DESCRIPTION LANGUAGE



**WILLIS C.**

## CONCLUSION (1)

VHDL IS AN OPEN LANGUAGE WITH MANY FEATURES.

WITH VHDL, ANY DISCRETE SYSTEM CAN BE MODELED.



## CONCLUSION (2)

EACH USER HAS ITS OWN NEEDS DEPENDING ON:

- HIS BACKGROUND.
- HIS ENVIRONMENT.

WE DEFINED A SUBSET OF VHDL.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*


**SLIDE 21**





## CONCLUSION (3)

WHY ?



COMPLEX LANGUAGE  $\Rightarrow$  DEVELOPING A COMPILER IS HARD  
AND TIME CONSUMING.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

SLIDE 22

## CONCLUSION (4)

WHY ?

EDUCATIONAL NEEDS:

- UNDERSTANDING TIME.
- UNIVOCAL (ONE WAY FOR DESCRIBING A REGISTER).



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

SLIDE 23

## CONCLUSION (5)

WHY ?

OUR ENVIRONMENT: VLSI.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

SLIDE 24



# OUTLINE

I - INTRODUCTION.

II - DESIGN METHODOLOGY: AN OVERVIEW.

III - ABSTRACTION LEVELS IN ALLIANCE.

IV - VHDL: AN OVERVIEW.

**V - VHDL: THE ALLIANCE SUBSET.**

VI - ALLIANCE: A COMPLETE DESIGN SYSTEM.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*


**SLIDE 1**

# WHY AND HOW ?

## WHY ?

- DEVELOPMENT TIME.
- EDUCATION CONSTRAINTS.
- THE CURRENT ENVIRONMENT.

## CRITERIONS FOR THE SUBSET DEFINITION.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996


*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

SLIDE 2

# TOOLS REQUIREMENTS (1)

## WHICH TOOLS USE VHDL ?

- SYNTHESIS.
- FORMAL PROOVER.
- PLACER & ROUTER.
- SIMULATOR.
- FUNCTIONAL ABTRACTOR.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

**SLIDE 3**

## TOOLS REQUIREMENTS (2)

### SYNTHESIS TOOLS.

- ✗ A REGISTER MUST BE IDENTIFIED IN A SYNTACTICAL WAY.
- ✗ A BUS MUST BE IDENTIFIED IN A SYNTACTICAL WAY.
- ✗ SIGNALS MUST HAVE THE BIT TYPE ('0' , '1').
- ✗ NO TIMING.

### FORMAL PROOVER.

- ✗ A REGISTER MUST BE IDENTIFIED IN A SYNTACTICAL WAY.
- ✗ A BUS MUST BE IDENTIFIED IN A SYNTACTICAL WAY.



## TOOLS REQUIREMENTS (3)

### FUNCTIONAL ABTRACTOR.

- ✗ THE VHDL SUBSET MUST BE AS CLOSE AS POSSIBLE TO THE HARDWARE.

### PLACER & ROUTER.

- ✗ NO MIXING BETWEEN STRUCTURAL AND BEHAVIORAL VIEWS.

### SIMULATOR.

- ✗ NO ABSTRACT TYPES.
- ✗ NO TIMING.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996


*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

SLIDE 5



# USERS REQUIREMENTS

LOOKING FOR THE LARGEST SUBSET.



THE GOOD VHDL SUBSET:

- ✓ LETS THE USER DESCRIBE HIS CIRCUIT EASILY.
- ✓ DO NOT DETERIORATE THE TOOL WITH A COMPLEX LANGUAGE.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

SLIDE 6

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

# THE EXTERNAL ASPECT

IN VHDL A CIRCUIT (DESIGN UNIT) HAS TWO ASPECTS:

## 1. THE EXTERNAL ASPECT: (EXTERNAL VISIBILITY)

ALLIANCE

*What is visible*

✓ NAME

✓ INTERFACE (PORT)

✗ COLOR

✗ TEMPERATURE

✗ -----



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

**SLIDE 7**

## THE INTERNAL ASPECT (1)

IN VHDL A CIRCUIT (DESIGN UNIT) HAS TWO ASPECTS:

### 2. THE INTERNAL ASPECT: (FUNCTIONALITY)

*how it works*

ALLIANCE

✓ STRUCTURAL  
✓ DATA FLOW



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

SLIDE 8

## THE INTERNAL ASPECT (2)

IN THE STRUCTURAL INTERNAL ASPECT, WE DESCRIBE THE CIRCUIT AS A NETWORK OF SMALLER CIRCUITS.

THE FOLLOWING OBJECTS ARE USED:

- SIGNAL.
- COMPONENT (MODEL).
- INSTANCE.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

**SLIDE 9**

## EXTERNAL ASPECT: EXAMPLE (1)

```
ENTITY PARITY IS
PORT (
 A: IN BIT;
 B : IN BIT;
 C : IN BIT ;
 D : IN BIT;
 P : OUT BIT
)
END PARITY;
```

Circuit Name

Port Name

Input/output mode

Type



## EXTERNAL ASPECT: EXAMPLE (2)

ENTITY ADDER\_32 IS

PORT (

A : IN BIT\_VECTOR (31 DOWNT0 0);

B : IN BIT\_VECTOR (31 DOWNT0 0);

CIN : IN BIT;

SUM : OUT BIT\_VECTOR (31 DOWNT0 0);

COUT : OUT BIT

)

END;



## INTERNAL STRUCTURAL EXAMPLE (1)

ARCHITECTURE PSTRUCT OF PARITY IS  
COMPONENT XOR\_Y

PORT (

I0 : IN BIT ;

I1 : IN BIT;

T : OUT BIT

);

END COMPONENT;

SIGNAL PARITY\_AB : BIT;

SIGNAL PARITY\_CD : BIT;

DECLARATIVE  
PART



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

SLIDE 12

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

## INTERNAL STRUCTURAL EXAMPLE (2)

BEGIN

INSTANCE\_AB : XOR\_Y

PORT MAP (

I0 => A,

I1 => B,

T => PARITY\_AB

);

INSTANCE\_CD : XOR\_Y

PORT MAP (

I0 => C,

I1 => D,

T => PARITY\_CD

);

DESCRIPTION  
PART



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

**SLIDE 13**



## INTERNAL STRUCTURAL EXAMPLE (3)

```
INSTANCE_ABCD : XOR_Y
```

```
 PORT MAP (
```


```
 I0 => PARITY_AB,
```

```
 I1 => PARITY_CD,
```

```
 T => P
```

```
);
```

```
END;
```




UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

SLIDE 14

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

# STRUCTURAL & HIERARCHICAL



UPMC/MASl, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

**SLIDE 15**

## INTERNAL BEHAVIORAL ASPECT (1)

DESCRIBING EQUATIONS BETWEEN INPUTS AND OUTPUTS.

- BOOLEAN FUNCTIONS:

- ◆ AND

- ◆ OR

- ◆ XOR

- ◆ NAND

- ◆ NOR

- ◆ NOT

ALWAYS USE BRACKETS.



## INTERNAL BEHAVIORAL ASPECT (2)

DESCRIBING EQUATIONS BETWEEN INPUTS AND OUTPUTS.

- ASSERT ( CONDITION )  
REPORT "MESSAGE"  
SEVERITY LEVEL;

VERY USEFUL IN LARGE-SCALE DESIGN.

- ◆ ALLOWS ENCODING SPECIFIC CONSTRAINTS AND ERROR CONDITIONS
- ◆ PROVIDE USEFUL MESSAGES.
- ◆ STOP THE SIMULATION WHEN CONSTRAINTS ARE NOT MET.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

**SLIDE 17**

## INTERNAL BEHAVIORAL ASPECT (3)

- THREE KINDS OF ASSIGNMENTS:

### SIMPLE ASSIGNMENT:

$S \leq A \text{ AND } B;$

### CONDITIONAL ASSIGNMENT:

$S \leq A \text{ AND } B \text{ WHEN } (C = '0') \text{ ELSE}$   
 $D \text{ OR } E;$

Always



## INTERNAL BEHAVIORAL ASPECT (4)

### SELECTIVE ASSIGNMENT:

WITH ADDRESS(3 DOWNT0 0) SELECT

OUT <= "000100" WHEN "0000",

"000101" WHEN "0001",

-----

"000000" WHEN OTHERS;



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

**SLIDE 19**



## INTERNAL BEHAVIORAL ASPECT (5)

- REGISTERS:

SIGNAL MYREGISTER : REG\_BIT REGISTER;

```
STORE : BLOCK (CK = '0' AND NOT CK'STABLE)
BEGIN
MYREGISTER <= GUARDED I0;
END BLOCK STORE;
```



## INTERNAL BEHAVIORAL ASPECT (6)

- BUS:

SIGNAL MY\_BUS1 : MUX\_BIT BUS;  
ONLY ONE DRIVER ACTIVE AT THE SAME TIME.

SIGNAL MY\_BUS2 : WOR\_BIT BUS;  
MANY DRIVERS DRIVE THE SAME VALUE.





## INTERNAL BEHAVIORAL EXAMPLE

ARCHITECTURE DATA\_FLOW OF PARITY IS

SIGNAL PARITY\_AB : BIT;

SIGNAL PARITY\_CD : BIT;

BEGIN

PARITY\_AB <= A XOR B;

PARITY\_CD <= C XOR D;

P <= PARITY\_AB XOR PARITY\_CD;

End;



# OUTLINE

I - INTRODUCTION.

II - DESIGN METHODOLOGY: AN OVERVIEW.

III - ABSTRACTION LEVELS IN ALLIANCE.

IV - VHDL: AN OVERVIEW.

V - VHDL: THE ALLIANCE SUBSET.


**VI - ALLIANCE: A COMPLETE DESIGN SYSTEM.**



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

**SLIDE 1**



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

SLIDE 2

# SYNTHESIS LEVELS

- ARCHITECTURAL
- FINITE STATE MACHINE
- LOGIC
- LAYOUT



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

**SLIDE 3**

## SYNTHESIS AREA

- CONTROL LOGIC

EVERY CIRCUIT THAT MAY BE DESCRIBED AS FSM  
(NB STATES < 1000).

- RANDOM LOGIC

EVERY CIRCUIT THAT MAY NOT BE DESCRIBED WITH REGULAR  
LOGIC.




UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

SLIDE 4

# SYNTHESIS ARCHITECTURE




UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

SLIDE 5

# OPTIMIZATION AND SYNTHESIS FLOW



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

SLIDE 6

# LOGIC SYNTHESIS

## • COMBINATIONAL LOGIC SYNTHESIS

```


ENTITY dec2to4 is
 PORT(A,B,enable in BIT;
 vdd,vss,vdde,vsse in BIT;
 Y out bit_vector(0 to 3));
end dec2to4;

architecture dflow of dec2to4 is
 signal a_bar,b_bar:bit;
 signal a1,a2,a3,a4:bit;

 begin
 a_bar <= not a;
 b_bar <= not b;

```

Combinational  
Logic Synthesis



Gate Netlist =  
Gate Level  
Structural Description

## • SEQUENTIAL LOGIC SYNTHESIS

```


ENTITY adder is
 PORT(A,B,enable in BIT;
 vdd,vss,vdde,vsse in BIT;
 ck in bit;
 Y out bit_vector(0 to 3));
end adder;

architecture dflow of adder is
 signal registr reg_vector(0 to 3)
 register;
 signal a1,a2,a3,a4:bit;

 begin

```

Sequential  
Logic Synthesis



Gate Netlist =  
Gate Level  
Structural Description



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System

SLIDE 7



## OPTIMIZATION

- ✓ IMPROVE DESCRIPTION AT EQUIVALENT LEVEL.

$$\begin{cases} X = A + \bar{A}.C.D \\ Y = C.D \end{cases} \Rightarrow \begin{cases} X = A + Y \\ Y = C.D \end{cases}$$



# REPRESENTATION (1)

## LOGICAL EQUATIONS

A DIRECTED ACYCLIC GRAPH INCLUDING THREE KINDS OF NODES: INPUT, INTERMEDIARY, OUTPUT.

EACH INTERMEDIARY OR OUTPUT NODE IS ASSOCIATED TO A LOGICAL EXPRESSION.

EACH NODE IS ASSOCIATED TO A VARIABLE NAME.




UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

SLIDE 9

## REPRESENTATION (2)

### BOOLEAN NETWORK



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

SLIDE 10

# BDD (BINARY DECISION DIAGRAM) (1)

BASED ON THE SHANNON THEOREM:

$$F(X_1, X_2, \dots, X_n) = \overline{X_1} \cdot F(0, X_2, \dots, X_n) + X_1 \cdot F(1, X_2, \dots, X_n)$$

✓ CANONICAL REPRESENTATION OF A BOOLEAN EQUATION.



UPMC/MAI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

**SLIDE 11**

## BDD (BINARY DECISION DIAGRAM) (2)

EX:  $F(a, b) = a + b$


$$\begin{aligned} F &= \bar{a}.F(0, b) + a.F(1, b) \\ &= \bar{a}.(0 + b) + a.(1 + b) \\ &= \bar{a}.(b) + a.(1) \\ &= \bar{a}.(\bar{b}.(0) + b.(1)) + a.(\bar{b}.(1) + b.(1)) \end{aligned}$$



## BDD (BINARY DECISION DIAGRAM) (3)

So...

$$F = \bar{a} \cdot (\bar{b} \cdot (0) + b \cdot (1)) + a \cdot (\bar{b} \cdot (1) + b \cdot (1))$$





UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

First Course on Advanced VLSI Design Techniques: The ALLIANCE System


SLIDE 13

## BDD (BINARY DECISION DIAGRAM) (4)

EX:  $F = \bar{a}.\bar{b} + \bar{a}.b.\bar{c} + a.\bar{b}.\bar{c}$



# LOGIC: LOGIC SYNTHESIZER



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

**SLIDE 15**




# NETOPTIM: TIMING OPTIMIZER

- ✓ TIMING OPTIMIZATION WITH LIMITED SURFACE LOSS.

TWO OPTIMIZATION OPTIONS:

- FANOUT OPTIMIZATION (LOCAL VIEW).
- DELAY OPTIMIZATION WITH TIMING ANALYSIS (GLOBAL VIEW).




UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

SLIDE 16

# NETOPTIM: FANOUT OPTIMIZATION (LOCAL)

## THREE METHODS:




- REPOWER.

- BUFFER INSERTION.



- GATE DUPLICATION.



✓ FAST TECHNIQUES.

✗ NOT SHARP ENOUGH.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*


SLIDE 17

# NETOPTIM: DELAY OPTIMIZATION (GLOBAL)

THE TIMING ANALYSIS COMPUTES THE CRITICAL PATH OF THE CIRCUIT.

TWO METHODS TO OPTIMIZE THE CRITICAL PATH:

- REPOWER.
- BUFFER INSERTION.



✓ GOOD RESULTS.

✗ FALSE PATH PROBLEM




UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*


SLIDE 18

## DESB: FUNCTIONAL ABTRACTOR (1)

- ✓ GENERATES BEHAVIORAL DATA FLOW VHDL.
- ✓ PROVIDES FUNCTIONAL VERIFICATIONS.
- ✓ DOES NOT USE ANY CELL LIBRARY.
- ✓ ACCEPTS STANDARD TRANSISTOR NETLIST FORMAT (VTI, SPICE).



## DESB: FUNCTIONAL ABTRACTOR (2)



$E \leq (\text{NOT } A \text{ AND } C) \text{ OR } (\text{NOT } B \text{ AND } D);$   
 $H \leq \text{NOT } F;$   
 $G \leq \text{NOT } E;$   
 $F \leq \text{NOT } B;$



# FSM (FINITE STATE MACHINE) (1)

- MODELS SEQUENTIAL CIRCUITS.
- TWO KINDS OF FSM.
- GRAPH REPRESENTATION.
- DEFINITION:


$$\text{STATE}(T+1) \leq F(I_1, \dots, I_n, \text{STATE}(T))$$

$$\text{OUTPUT}_i \leq F(I_1, \dots, I_n, \text{STATE}(T))$$



## FSM (FINITE STATE MACHINE) (2)

EXAMPLE: FOUR CONSECUTIVE ONE'S COUNTER



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

SLIDE 22

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

# FSM: THE DESCRIPTION LANGUAGE

- STANDARD.
- VHDL SUBSET.
- THE STATES ARE ENUMERATED TYPE.
- TWO SPECIAL SIGNALS.
- TWO PROCESSES.



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

**SLIDE 23**



--

Entity counter is port (ck, I, reset: in bit; O: out bit);

End counter;

Architecture automate of counter is

type STATE\_TYPE is (E0, E1, E2, E3, E4);

signal CURRENT\_STATE, NEXT\_STATE: STATE\_TYPE;

-- pragma CUR\_STATE CURRENT\_STATE;

-- pragma NEX\_STATE NEXT\_STATE;

-- pragma CLOCK ck;

begin

    Process(CURRENT\_STATE, I, reset)

    begin

        if (reset = '1') then

            NEXT\_STATE <= E0;

            O <= '0';

        else



```
case CURRENT_STATE is
 WHEN E0 =>
 if (I='1') then
 NEXT_STATE <= E1;
 else
 NEXT_STATE <= E0;
 end if;
 O<= '0';

 WHEN E1 =>
 if (I='1') then
 NEXT_STATE <= E2;
 else
 NEXT_STATE <= E0;
 end if;
 O<= '0';
```



```
WHEN E2 =>
 if (I='1') then
 NEXT_STATE <= E3;
 else
 NEXT_STATE <= E0;
 end if;
 O<= '0';
```

```
WHEN E3 =>
 if (I='1') then
 NEXT_STATE <= E4;
 else
 NEXT_STATE <= E0;
 end if;
 O<= '0';
```



```

 WHEN E4 =>
 if (I='1') then
 NEXT_STATE <= E4;
 else
 NEXT_STATE <= E0;
 end if;
 O<= '1';

 WHEN others =>
 assert('1')
 report "Illegal State";

 end case;
end if;
end process;


```



```
Process(ck)
begin
 if (ck = '0' and not ck'stable) then
 CURRENT_STATE <= NEXT_STATE;
 end if;
end process;
end counter;
```



## FSM: THE FOUR CONSECUTIVE ONE'S COUNTER





UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

SLIDE 29

## FSM: DIFFERENT MACHINE'S TYPE




UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

SLIDE 30

# FSM: THE COUNTER WITH THE MEALEY MACHINE



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996


*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*


**SLIDE 31**



## SYF: AN FSM SYNTHESIZER

- VERIFICATION.
- ENCODING.
- OPTIMIZATION.
- DRIVING DATA FLOW DESCRIPTION.








UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

**SLIDE 33**





## STANDARD CELLS ROUTER VERSUS DATA PATH ROUTER




UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

**SLIDE 35**

## DATA PATH: AN EXAMPLE (1)




UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

SLIDE 36

## DATA PATH: AN EXAMPLE (2)



UPMC/MASI, PARIS - ICTP/UNESCO, HAVANA, CUBA, FEBRUARY 05- MARCH 01, 1996

*First Course on Advanced VLSI Design Techniques: The ALLIANCE System*

**SLIDE 37**

## TIMING VERIFICATION

### ◆ SIMULATORS

- CIRCUIT-LEVEL.
- TIMING.
- SWITCH-LEVEL.
- LOGIC-LEVEL.

### ◆ VERIFIERS (PATTERN INDEPENDENT)

- TIMING.



*It was a real pleasure working with you. I hope that our ALLIANCE tools will help you in teaching VLSI once back home and I look forward to your feedback.*

*Very truly yours...*

*Nizar*

