

----

the **abdus salam** 

international centre for theoretical physics

301/1246-4

## Microprocessor Laboratory Third Regional Course on Advanced VLSI Design Techniques 13 November - 1 December 2000

Lima - Peru

## EFFECTIVE IMPLEMENTATION OF A 32-BIT RISC PROCESSOR

Pirouz BAZARGAN SABET University Paris 6 LIP6-ASIM 4, place Jussieu 75252 Paris Cedex )5 FRANCE

These are preliminary lecture notes intended only for distribution to participants.

.

\*

•:

i.

ı .

ī

ī

, ....













Effective Implementation of a 32-bit RISC Processor

Pirouz Bazargan Sabet













## Memory addressing

Mips respects the address alignment convention

The address of an object of N bytes must be a multiple of N

address of words>multiple of 4address of half-words>multiple of 2address of bytes>multiple of 1

Effective Implementation of a 32-bit RISC Processor

Pirouz Bazargan Sabet

Exception









R format	
	6 5 5 5 5 6 opcod rs rt rd sham func
opcod	operation code
func	extended operation code
rs	# of source operand
rt	# of source operand
rd	# of destination operand
o sham	











Effective Implementation of a 32-bit RISC Processor

Pirouz Bazargan Sabet



















 $Rs \leq 0$ ?

Branch to the

'label' if true

no : continue

Pirouz Bazargan Sabet

not used

yes : current address + 4 + I \* 4

I













	RISC vs. CISC concept		
Econ	omical factor		
	A VAX complex instruction	The equivalent Mips code	
	Add @3, @2, @1	Lw R1, @1 Lw R2, @2	
		Add R3, R2, R1 Sw R3, @3	
	Effective Implementation of a 32-bit RISC Pr	ocessor Pirouz Bazargan Sabet	
























## NO!



Effective Implementation of a 32-bit RISC Processor

Pirouz Bazargan Sabet

## Implementation Pipeline rules : pipeline stages must be separated by registers pipeline must be as "balanced" as possible (all stages must have the same length) Effective Implementation of a 32-bit RISC Processor Pirouz Bazargan Sabet 79 Implementation Read the instruction IFC Decode DEC Read operands EXE Make an operation Compute next inst. @ Memory access **MEM** Save the result **WBK** Effective Implementation of a 32-bit RISC Processor Pirouz Bazargan Sabet





















----

































ı.

÷