



INTERNATIONAL ATOMIC ENERGY AGENCY
UNITED NATIONS EDUCATIONAL, SCIENTIFIC AND CULTURAL ORGANIZATION
INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS
I.C.T.P., P.O. BOX 586, 34100 TRIESTE, ITALY, CABLE: CENTRATOM TRIESTE



H4.SMR. 403/12

FIFTH COLLEGE ON MICROPROCESSORS: TECHNOLOGY AND APPLICATIONS
IN PHYSICS

2 - 27 October 1989

Assembly Language Programming

NIL N. QUAYNOR
Digital Equipment Corporation, Marlboro, U.S.A.

This document is intended for internal distribution only.

PROGRAMMING LANGUAGE LEVELS

SOFTWARE VIEW OF COMPUTER

HARDWARE ARCHITECTURE:-

```
( FUNCTIONS, (OPCODES)
  STATE, (REGISTER, CONDITIONS)
  MEMORY, (ADDRESSING,...)
  I/O (DEVICE, MAPPING, START, FINISH)
)
```

PASCAL

6809

Z := V + W; ==> TRANSLATES

LDA V
ADDA W
STA Z

- o MEMORY - PROGRAM /DATA
- o PROGRAM COUNTER
- o OPCODES
- o REGISTERS
- o MEMORY ADDRESSES
- o CONDITION CODES

MC 6809 Condition Code Register:

6809 Register Package:

8 bits	accum. A
8 bits	accum. B
16 bits	index register X
16 bits	index register Y
16 bits	user stack U
16 bits	hardware stack ptr. S
16 bits	program counter PC
8 bits	direct page register DP
8 bit	cond. code reg CC

7	6	5	4	3	2	1	0	bit No.
E	F	H	I	N	Z	V	C	flags

0

1

C: no with carry or borrow
 V: no with magnitude overflow
 Z: not is zero
 N: not is negative
 I: enable disable normal interrupts
 H: no with half carry
 F: enable disable fast interrupts
 E: part full register stacking

acc. A	acc. B	combined accum. D
--------	--------	-------------------

FIRST PROGRAMMING PROBLEM:

MOVE CONTENTS OF MEMORY LOCATION SOURCE (\$0410)
 INTO MEMORY LOCATION DESTIN (\$0411)

- * 8-BIT DATA TRANSFER
- * USE ACCUMULATOR A

MEMORY CONTENTS BEFORE EXECUTION:

LOCATION ADDRESS		SYMBOLIC NAME
040F	??	
0410	6A	SOURCE
0411	12	DESTIN

INSTRUCTIONS:

LDA SOURCE * LOAD DATA FROM \$0410
 STA DESTIN * TRANSFER TO \$0411

MEMORY CONTENTS AFTER EXECUTION:

LOCATIONS:

040F	??	
0410	6A	SOURCE
0411	6A	DESTIN

SECOND PROGRAMMING PROBLEM

Add the first 15 integers

$$\text{SUM} = 1 + 2 + \dots$$

Constraints:

- * program starts at loc \$0400 - START
- * result stored into loc. \$0420 - RESULT

Possible programming solutions:
 (expressed in a Pascal like syntax)

```
VAR
  Count : INTEGER;      to count repetitions
  EndVal : INTEGER;     to end repetitions
  Sum    : INTEGER;     to calculate the sum
```

--> WHILE <condition> DO <body>

```
Sum := 0; Count := 0; EndVal := 15
WHILE Count < EndVal DO
BEGIN
  Count := Count + 1;
  Sum := Sum + Count;
END;
```

SECOND PROGRAMMING PROBLEM:

--> FOR <iterative condition> DO <body>

```
Sum:= 0; EndVal:= 15
FOR Count:= 1 to EndVal DO
    Sum:= Sum + Count;
```

--> REPEAT <body> UNTIL <condition>

```
Sum:= 0; Count:= EndVal;
REPEAT
    Sum:= Sum + Count;
    Count:= Count - 1;
UNTIL Count = 0;
```

--> LETS PROGRAM FOR 6809

DATA:

SUM	--> LOC.	\$0420
ENDVAL	--> LOC.	\$0421
COUNT	--> LOC.	\$0422

PROGRAM:

	CLR	SUM	SUM:=0
	LDA	ENDVAL	COUNT:=ENDVAL
	STA	COUNT	
LOOP	LDA	COUNT	REPEAT
	ADDA	SUM	SUM:=SUM+COUNT
	STA	SUM	
	LDA	COUNT	COUNT:=COUNT-1
	DECA		
	STA	COUNT	
	BNE	LOOP	UNTIL COUNT=0

SECOND PROGRAMMING PROBLEM:

--> Now lets translate it: (OPCODE, LABELS)

loc.	contents	opcode	addressing mode
0400	7F 04 20	CLR	extended SUM
0403	B6 04 21	LDA	extended ENDVAL
0406	B7 04 22	STA	extended COUNT
-loop 0409	B6 04 22	LDA	extended COUNT
040C	BB 04 20	ADDA	extended SUM
040F	B7 04 20	STA	extended SUM
0412	B6 04 22	LDA	extended COUNT
0415	4A	DECA	inherent
0416	B7 04 22	STA	extended COUNT

419 BNE
41A REL ADDR
→ 41B

* we have to compute the relative distance

hence: \$041B - \$0409 --> \$0012

* we branch backwards

hence: - \$0012 --> \$FFEE


* signed short or long branch ?

15 8 7 6 0 bit no.

| xxxx xxxx | x | < dist > |

0419 26 EE BNE relative LOOP
041B

A VARIATION OF SECOND PROBLEM:



DATA:

K --> \$0423

PROGRAM:

	CLR	SUM
	LDA	ENDVAL
	STA	COUNT
	LDA	COUNT

	ADDA	K

	ADDA	SUM
	STA	SUM
	LDA	COUNT
	DECA	
	STA	COUNT
LOOP	BNE	LOOP

Assembly language elements:

Constants:

- * decimal constants, (0 - 9)
-32768 <= N <= 32767
- * hexadecimal constants, (0 - 9), (A - F)
0 <= N <= \$FFFF
- * octal constant (0 - 7)
0 <= N <= 0177777
- * binary constant
0 <= N <= 1111111111111111
- * character constant, ASCII character
prefixed with "'" (apostrophe)

Opcodes:

- * mnemonics for machine instruction
(CLR, DEC, etc.)
- * one to one correspondence between
opcodes and machine instructions
- * assembler verifies opcodes and it's
operands

BASIC ROUTINES - ASSEMBLY PROCESS

SCAN (SYMBOL)

SEARCH (SYMBOL, TYPE, VALUE, INDEX)

ENTER (SYMBOL, TYPE, VALUE, INDEX)

PASS1 PROCEDURES (DEFINE LABELS)

PASS1 IP;

CASE SYMBOL OF

'ORG': LC:=NUMBER (NEXT_SYMBOL);

'RMB': LC:=LC + NUMBER(NEXT_SYMBOL);

'FCB',

'CLRA',

'DECA',

'SWI': LC:=LC + 1;

'BRA',

'BNE': LC:=LC + 2;

OTHERWISE LC:=LC + 3;

ENDCASE;

PASS1 LABEL;

```

SYMBOL_TABLE [ TOP ].NAME := SYMBOL
                  .TYPE := L
                  .VALUE := LC

```

38

ADDRESSES AGE: EXTENDED
INHERENT
RELATIVE (BRANCHES)


SYMBOL-TABLE:

LOCATION COUNTER:

OBJECT:

PTK

42


$$\begin{array}{r} 415 \\ -406 \\ \hline \end{array}$$

14

DESIGN METHODS - FLOW GRAPHS

- o MANAGE COMPLEXITY OF DESIGNS
 - o STRUCTURED APPROACH TO DESIGN
 - o GRAPHICAL AIDS FOR DESIGN
 - o CONTROL STRUCTURES
 - SINGLE ENTRY
 - SINGLE EXIT
 - INDENT STRUCTURE
 - o CORRECTNESS
 - +
- SOME ALGORITHMS


15

SEQUENTIAL

PASCAL

$Z := V + W$

NOTATION



6809


LDA V
ADDA W
STA Z

ITERATION 1

PASCAL

WHILE B DO S;

NOTATION



6809

WHL BRANCH ON $\bar{B}$ TO EXIT

S
BRA WHL

EXIT


⋮

ITERATION 2

PASCAL

REPEAT S UNTIL B;

NOTATION



6809

REP

S
BRANCH ON $\bar{B}$ TO REP
EXIT


ALTERNATIVE

18

PASCAL

IF B THEN S_1 ELSE S_2

NOTATION



• ALSO

CASE i OF $(S_1, S_2, \dots, S_N)$

ALTERNATIVE (GOTO)


19

GOTO


```

=====
BRANCH ON  $\bar{B}$  TO ELSE IF B
    THEN  $S_1$ 
    BRA EXIT
ELSE
     $S_2$ 
    EXIT
  
```

Flowchart of a program




BADLY FORMED FLOW GRAPH



- MULTIPLE EXIT.
- LOST STRUCTURE

Flow Diagrams - Examples 22

$$SUM = \sum_{i=1}^N i$$




EXAMPLE - IF

23

$$E = \text{MAX}(F, G, H)$$

UNSIGNED
INTEGERS




```

LDA F
CMPA G
BHS EXIT1
LDA G
IF E < H
THEN
  LDA H
  BHS EXIT2
  STA E
EXIT1
EXIT2
  
```

EXAMPLE — WHILE

$E := (C + D) \text{ MOD } N$

[UNSIGNED INT
(WITHOUT DIVISION)]



CLR CNT
LDA C
ADDA DD

WHL

CMPA N
BLO EXIT
INC CNT
SUBA N
BRA WHL
EXIT STA E


$E := C + D$

WHILE B DO

$E := E - N$
ENDWHILE

Algorithm description

ALGORITHM DESCRIPTION



RANDOM NUMBER GENERATION (PSEUDO)

$$R_{n+1} = (C_0 + C_1 * R_n) \bmod N$$

Third programming problem:

Now let's use indexed addressing


Structure:

--> FOR <iterative condition> DO <body>

FOR Index:= 1 TO 5 DO
 Bin[Index]:= 0;

-->

	MAR	Initialize an array
	ORG	\$10 data area
Bin	RMB	5 reserve 5 bytes
	ORG	\$200 program area
Init	CLRA	zero array "Bin"
	LDX	#0 our index
Loop	STA	Bin,X zero next element
	LEAX	1,X step index
	CNFX	#5 all done ?
	BNE	Loop if not
	SWI	else --> Rosy
	PCB	0
	END	Init



MC 6809 effective addressing modes:

--> effective address

is the address ultimately used by the MC 6809 microprocessor for its operation

we use <ea> as abbreviation

--> inherent addressing

operation code specifies address

DECA --> 0400 4A

effective address for DECA is accumulator A

--> immediate addressing

data follows immediately operation code

LDX #0 --> 0400 8E
0401 00 <-- <ea>
0402 00

effective address is in program counter once instruction has been decoded

MC6809 effective addressing modes:

--> extended addressing

address of data follows operation code

LDA \$0421 --> 0400 B6
0401 04
0402 21

effective address is contained in the two bytes following operation code

--> direct addressing

address of data is computed using:

- contents of byte after opcode
- contents of direct page register

STA <\$0010 --> 0400 97
0401 10

assume direct page register contains 05

<ea> --> 05 10

contents of accum. A is stored into memory address 0510

5

MC 6809 effective addressing modes:

Indexed addressing:

--> autodecrement / autoincrement

STD --S 0400 ED
0401 E3 (1 11 0 0011)

<ea> --> contents of register S
decremented by two

assume: accumulator D contains: 0102
stack pointer S contains: 0500
location 0500 contains: EF

before:

loc: 0500	EF	<-- stack pointer S
04FF	??	
04FE	??	

after:

loc: 0500	EF	<-- stack pointer S
04FF	02	
04FE	01	

MC 6809 effective addressing modes:

Indexed addressing:

--> autodecrement / autoincrement

LDD S++ 0400 EC
0401 E1 (1 11 0 0001)

<ea> --> contents of register S
incremented by two

assume: accumulator D contains: 0000
stack pointer S contains: 04FE

before:

loc: 0500	EF	<-- stack pointer S
04FF	02	
04FE	01	

after:

loc: 0500	EF	<-- stack pointer S
04FF	??	
04FE	??	

and accum. D --> 0102

MC 6809 effective addressing modes:

--> indexed addressing

base register --> register to be used
for <ea> calculation

offset --> constant value or
contents of accum.
to be used for <ea>
calculation

post byte --> byte following opcode
defines the indexed
addressing mode

- * the effective address is calculated using the contents of base register and the offset (if specified)
- * for indirect indexed addressing mode the effective address is used to read the word at the memory location it is pointing to and use its contents as final effective address

Third programming problem:

Initialize an array to zero

Constraints:

- * program starts at loc 0200
- * array "Bin", 5 bytes long, starts at loc \$0010

Let's do it the hard way:

	NAM	Initialize an array	
	ORG	\$10	data area
Bin	RMB	5	reserve 5 bytes
	ORG	\$200	program area
Init	CLRA		zero array "Bin"
	STA	Bin+0	Bin(1)
	STA	Bin+1	Bin(2)
	STA	Bin+2	Bin(3)
	STA	Bin+3	Bin(4)
	STA	Bin+4	Bin(5)
	SWI		return to Rosy
	FCB	0	
	END	Init	

MC 6809 effective addressing modes:

Indexed addressing:

--> constant offset from base register

```
STA    Bin,X    0400    A7
                   0401    88 (1 00 0 1000)
                   0402    10
```

<ea> --> contents of register X
+ signed 8-bit offset in loc. 0402

or:

```
STA    Bin-1,X  0400    A7
                   0401    0F (0 00 0 1111)
```

<ea> --> contents of register X
+ signed 5-bit offset in post byte

or:

```
LEAX   1,X      0400    30
                   0401    01 (0 00 0 0001)
```

<ea> --> contents of register X
+ signed 5-bit offset in post byte

MC 6809 effective addressing modes:

Indexed addressing:

--> accumulator offset from base register

- * the effective address is calculated by adding the signed contents of accumulator A, B or D to the contents of the base register X, Y, S, U

- * this addressing mode is very useful to handle lookup tables

Example:

Assume we are reading a character from a terminal in ASCII format and have to convert it for further processing.

We use the value of the ASCII character as an index into a table containing the conversion value:

```
LDX    $Table   code table base address
LDB     CHAR     ASCII character code
LDA     B,X      corresponding code
```

Note: ASCII begins with code "00" !

MC 6809 effective addressing modes:

--> program counter relative addressing

- * this address mode is implied for conditional branch instructions:

we are branching to an instruction that is "some locations" away from where we are

the branch instruction contains a constant signed displacement that is added to the program counter when the branch is taken

- * following the same principle there is another indexed addressing mode:

" constant offset
from
program counter "

MC 6809 effective addressing modes:

Indexed addressing:

--> constant offset from program counter

- * the effective address is calculated by adding the signed offset to the contents of the program counter

- * the offset is either an 8bit or a 16-bit offset, there is no special 9-bit or accumulator offset



- * the assembler will calculate the offset if we designate the address to be "program counter relative" using "PCR":

LEAX L_Value,PCR

- * this addressing mode is very useful to write position independent code.



53

EXTENDED




REGISTER INDEXED

54



INDEXED INDIRECT



APPENDIX D PROGRAMMING AID

D.1 INTRODUCTION

This appendix contains a compilation of data that will assist you in programming the M6809 processor. Refer to Table D-1.

Table D-1. Programming Aid

Branch Instructions

Instruction	Form	Addressing Mode			Description	H	N	Z	V	C
		OP	-	#						
BCC	BCC LBCC	24 10 24	3 5(6)	2 4	Branch C=0 Long Branch C=0	*	*	*	*	*
BCS	BCS LBCS	25 10 25	3 5(6)	2 4	Branch C=1 Long Branch C=1	*	*	*	*	*
BEQ	BEQ LBEQ	27 10 27	3 5(6)	2 4	Branch Z=0 Long Branch Z=0	*	*	*	*	*
BGE	BGE LBGE	2C 10 2C	3 5(6)	2 4	Branch $\geq$ Zero Long Branch $\geq$ Zero	*	*	*	*	*
BGT	BGT LBGT	2E 10 2E	3 5(6)	2 4	Branch $>$ Zero Long Branch $>$ Zero	*	*	*	*	*
BHI	BHI LBHI	22 10 22	3 5(6)	2 4	Branch Higher Long Branch Higher	*	*	*	*	*
BHS	BHS LBHS	24 10 24	3 5(6)	2 4	Branch Higher or Same Long Branch Higher or Same	*	*	*	*	*
BLE	BLE LBLE	2F 10 2F	3 5(6)	2 4	Branch $\leq$ Zero Long Branch $\leq$ Zero	*	*	*	*	*
BLO	BLO LBLO	26 10 26	3 5(6)	2 4	Branch lower Long Branch Lower	*	*	*	*	*

Instruction	Form	Addressing Mode			Description	H	N	Z	V	C
		OP	-	#						
BLS	BLS LBLS	23 10 23	3 5(6)	2 4	Branch Lower or Same Long Branch Lower or Same	*	*	*	*	*
BLT	BLT LBLT	2D 10 2D	3 5(6)	2 4	Branch $<$ Zero Long Branch $<$ Zero	*	*	*	*	*
BMI	BMI LBMI	2B 10 2B	3 5(6)	2 4	Branch Minus Long Branch Minus	*	*	*	*	*
BNE	BNE LBNE	26 10 26	3 5(6)	2 4	Branch $Z \neq 0$ Long Branch $Z \neq 0$	*	*	*	*	*
BPL	BPL LBPL	2A 10 2A	3 5(6)	2 4	Branch Plus Long Branch Plus	*	*	*	*	*
BRA	BRA LBRA	20 16	3 5	2 3	Branch Always Long Branch Always	*	*	*	*	*
BRN	BRN LBRN	21 10 21	3 5	2 4	Branch Never Long Branch Never	*	*	*	*	*
BSR	BSR LBSR	8D 17	7 9	2 3	Branch to Subroutine Long Branch to Subroutine	*	*	*	*	*
BVC	BVC LBVC	28 10 28	3 5(6)	2 4	Branch $V=0$ Long Branch $V=0$	*	*	*	*	*
BVS	BVS LBVS	29 10 29	3 5(6)	2 4	Branch $V=1$ Long Branch $V=1$	*	*	*	*	*

Table D-1. Programming Aid (Continued)

Addressing Modes													Description	5	3	2	1	0	
Instruction	Forme	Immediate		Direct		Indexed		Extended		Inherent									
		Op	-	Op	-	Op	-	Op	-	Op	-								
ABX																			
ADC	ADCA ADCB	89 C9	2 2	99 D9	4 4	A9 E9	4+ 4+ 2+	B9 F9	5 5	3 3		3A	3	1	B+X-X (Unsigned)				
ADD	ADDA ADDB ADDD	88 C8 D8	2 2 2	98 D8 E8	4 4 4	A8 E8 F8	4+ 4+ 2+ 4+ 2+	B8 F8 F8	5 5 5	3 3 3					A+M-A B+M-B D+M+1-D				
AND	ANDA ANDB ANDCC	84 C4 D4	2 2 2	94 D4 E4	4 4 4	A4 E4 F4	4+ 4+ 2+ 4+ 2+	B4 F4 F4	5 5 5	3 3 3					A+M-A B+M-B CC A IMM-CC				
ASL	ASLA ASLB ASL			08	6	68	6+ 2+	78	7	3		48 58	2 2	1	A B C				
ASR	ASRA ASRB ASR			07	6	67	6+ 2+	77	7	3		47 57	2 2	1	A B C				
BIT	BITA BITB	86 C6	2 2	96 D6	4 4	A5 E5	4+ 2+ 4+ 2+	B5 F5	5 5	3 3					Bit Test A IMM A AI Bit Test B IMM B BI				
CLM	CLMA CLMB CLM			0F	6	6F	6+ 2+	7F	7	3		4F 5F	2 2	1	0-A 0-B 0-M				
CMP	CMPA CMPB CMPD	81 C1 D1	2 2 2	91 D1 E1	4 4 4	A1 E1 F1	4+ 2+ 4+ 2+ 4+ 2+	B1 F1 F1	5 5 5	3 3 3					Compare M from A Compare M from B Compare M M+1 from D				
	CMPB	83	5	93	7	A3	7+ 3+	B3	8	4					Compare M M+1 from S				
	CMPB	8C	5	9C	7	AC	7+ 3+	BC	8	4					Compare M M+1 from U				
	CMPB	83	5	93	7	A3	7+ 3+	B3	8	4					Compare M M+1 from X				
	CMPB	8C	5	9C	7	AC	7+ 3+	BC	8	4					Compare M M+1 from Y				
COM	COMA COMB COM			03	6	63	6+ 2+	73	7	3		43 53	2 2	1	A-A B-B M-M				
COMA		3C	2												CC A MM-CC Not for Interrupt				
DECA												19	2	1	Decimal Adjust A				
DECB												4A 5A	2 2	1	A-1-A B-1-B M-1-M				
FORA		88	2	98	4	A8	4+ 2+	B8	5	3					A+M-A B+M-B R1-R2				
FORB		C8	2	D8	4	E8	4+ 2+	F8	5	3									
NC	NCA NCB INC			0C	6	6C	6+ 2+	7C	7	3		4C 5C	2 2	1	A+1-A B+1-B M+1-M				
JMP				0E	3	0E	3+ 2+	7E	4	3					EAL-PC				
JSR				9D	7	AD	7+ 2+	BD	8	3					Jump to Subroutine				
LDA		88	2	98	4	A8	4+ 2+	B8	5	3					M-A				
LDB		C6	2	D6	4	E6	4+ 2+	F6	5	3					M-B				
LDD		CC	3	DC	5	EC	5+ 2+	FC	6	3					M+M+1-D				
LDS		10	4	10	6	10	6+ 3+	10	7	4					M+M+1-S				
LDU		CE	3	DE	5	EE	5+ 2+	FE	6	3					M+M+1-U				
LDX		8E	3	9E	5	AE	5+ 2+	BE	6	3					M+M+1-X				
LDY		10	4	10	6	10	6+ 3+	10	7	4					M+M+1-Y				
LEA	LEAS LEAU LEAX LEAY					32 33 30 31	4+ 2+ 4+ 2+ 4+ 2+ 4+ 2+								EAL-S EAL-U EAL-X EAL-Y				

Test and test if true. Cleaned otherwise

Not Attached

Condition Code Register

Concentration

Corrections

A Logical and

V **LOGICAL AND**

Table D-1. Programming Aid (Continued)

Instruction	Forms	Addressing Modes										Description	5 3 2 1 0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
		Immediate		Direct		Indexed		Extended		Inherent			H	N	Z	V	C																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					
		Op	-	Op	-	Op	-	Op	-	Op	-																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
LST	-S, A -S, B LST											48 56 2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										</

Notes:

- This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table.
- in Appendix F.
- R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.
- The 8 bit registers are: A, B, CC, DP
- The 16 bit registers are: X, Y, U, S, D, PC
- EA is the effective address
- The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.
- 5(6) means 5 cycles if branch not taken, 6 cycles if taken (Branch instructions)
- SWI sets 1 and F bits. SWI2 and SWI3 do not affect 1 and F.
- Conditions Codes set as a direct result of the instruction.
- Value of half-carry flag is underlined.
- Special Case — Carry set if b7 is SET.

Table D-1. Programming Aid (Continued)

SIMPLE BRANCHES

	OP	~	I
BRA	20	3	2
LBRA	16	5	3
BRN	21	3	2
LBRN	1021	5	4
BSR	8D	7	2
LBSR	17	9	3

SIMPLE CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
N = 1	BMI	2B	BPL	2A
Z = 1	BEQ	27	BNE	26
V = 1	BVS	29	BVC	28
C = 1	BCS	25	BCC	24

SIGNED CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
r > m	BGT	2E	BLE	2F
r ≥ m	BGE	2C	BLT	2D
r = m	BEQ	27	BNE	26
r ≤ m	BLE	2F	BGT	2E
r < m	BLT	2D	BGE	2C

UNSIGNED CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
r > m	BHI	22	BLS	23
r ≥ m	BHS	24	BLO	25
r = m	BEQ	27	BNE	26
r ≤ m	BLS	23	BHI	22
r < m	BLO	25	BHS	24

Notes:

1. All conditional branches have both short and long variations.
2. All short branches are 2 bytes and require 3 cycles.
3. All conditional long branches are formed by prefixing the short branch opcode with \$10 and using a 16-bit destination offset.
4. All conditional long branches require 4 bytes and 6 cycles if the branch is taken or 5 cycles if the branch is not taken.