



H4.SMR. 403/13

FIFTH COLLEGE ON MICROPROCESSORS: TECHNOLOGY AND APPLICATIONS  
IN PHYSICS

2 - 27 October 1989

**Microprocessor Interfacing  
the 6809**

**A. COLAVITA**  
**Microprocessors Laboratory, ICTP, Trieste**

These notes are intended for internal distribution only.


## OVERVIEW OF THE LECTURES

- BASIC I/O CONCEPTS
- PARALLEL PORTS USING THE PIA (MC 6821)
- SERIAL PORTS USING THE ACIA (MC 6850)  
THE RS-232C STANDARD.
- MORE ADVANCED I/O TECHNIQUES.

## BASIC CONCEPTS - LECTURE 1.

- BASIC MICROCOMPUTER STRUCTURE
- BUS FUNCTIONS
- 6809 BASIC READ, WRITE TIMING
- ISOLATED AND MEMORY MAPPED I/O
- I/O PORTS AND I/O TRANSACTIONS  
PROGRAM CONTROLLED AND INTERRUPT DRIVEN.
- I/O DRIVERS

THERE ARE THREE PARTS: (ONE MASTER SYSTEM)



I) μPROCESSOR: CONTAINS THE CONTROL LOGIC AND ALU OF THE SYSTEM.

II) MEMORY: HOLDS DATA AND PROGRAM.



III) I/O SYSTEM: IT HAS "PORTS" THAT CONNECT THE COMPUTER TO EXTERNAL DEVICE SUCH AS:

- TERMINALS
- DISPLAYS
- DISKS
- TAPE UNITS
- PRINTERS
- MODEMS
- SENSORS
- ACTUATORS
- ETC.

- + Bus.
- THE  $\mu$ P INITIATES ALL ACTIVITY ON THE BUS BY ISSUING COMMANDS TO THE MEMORY AND I/O SYSTEMS.\*
  - THE BUS EXECUTES A TRANSACTION AT A TIME.
  - THE MEMORY AND I/O RESPOND TO THE COMMANDS.
  - THERE ARE TWO TYPES OF COMMANDS ON THE BUS:
    - a) THE  $\mu$ P INSTRUCTS THE DESTINATION TO ACCEPT DATA. DATA FROM THE  $\mu$ P ACCOMPANIES THE COMMAND.
    - b) THE  $\mu$ P TELLS THE DESTINATION TO ISSUE DATA FOR THE PROCESSOR. THE DESTINATION REPLIES BY SENDING THE DATA TO THE  $\mu$ P.


THE DATA FLOWS FROM I/O AND MEMORY TO AND FROM THE  $\mu$ P UNDER THE COMMANDS ISSUED BY THE  $\mu$ P.

TO OBTAIN MORE THAN ONE TRANSACTION AT THE TIME WE NEED MORE BUSES. EXAMPLES.




A DMA (DIRECT MEMORY ACCESS) CONTROLLER CAN TALK DIRECTLY WITH MEMORY.

IT CAN ISSUE COMMANDS TO MEMORY THAT ARE IDENTICAL TO THE COMMANDS ISSUED BY THE MICROPROCESSOR.



## BUS FUNCTIONS



- A BUS IS A COLLECTION OF SIGNAL LINES THAT ARE UNBROKEN AND THAT CARRY MODULE-TO-MODULE COMMUNICATION.
- MODULES SIMPLY TAP ONTO A BUS BY SIMPLY CONNECTING THEIR RESPECTIVE INPUTS AND OUTPUTS DIRECTLY TO CO. RRESPONDING BUS SIGNAL LINES.

THERE THREE BROAD CATEGORIES OF BUS LINES.

- 1) MEMORY OR I/O ADDRESS LINES
- 2) DATA (1, 2, 4, 8, 16, 24, 32)
- 3) CONTROL (READ, WRITE, STATUS, STROBE).

ADDRESS LINES ARE USED TO IDENTIFY THE MODULE, PORT OR CELL THE  $\mu$ P IS TALKING TO.


CONTROL LINES CAN BE DIVIDED INTO

- A) COMMANDS: READ, WRITE, R/W, ETC., INST. FETCH,  
THIS GROUP CARRIES INFORMATION THAT ONE MODULE  
NEEDS TO CONVEY TO ANOTHER IN ORDER TO  
INVOKE A REMOTE FUNCTION OR RESPONSE
- B) DATA HANDSHAKE LINES; CONTAIN SIGNALS THAT  
1. DICTATE WHEN EACH INDIVIDUAL DATA TRANSFER  
START AND ENDS. THE HANDSHAKE START  
AND STOPS TRANSACTIONS AND GENERALLY

EXERT THE SAME FUNCTIONAL CONTROL OF ALL  
TRANSACTIONS REGARDLESS OF THE TYPE.  
E, Q,  $\phi_1$ ,  $\phi_2$ , ETC.


8

## 6809 READ, WRITE TIMING

READ

\* Hold time for BA, BS not specified

(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IH\min}$  and logic "Low" =  $V_{IL\max}$  unless otherwise specified.

WRITEFigure 1 Read Data from Memory or Peripherals

\* Hold time for BA, BS not specified

(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IH\min}$  and logic "Low" =  $V_{IL\max}$  unless otherwise specified.

Figure 2 Write Data to Memory or Peripherals

## ISOLATED AND MEMORY MAPPED I/O

THIS TWO TYPES OF I/O HAVE THEIR CHAMPIONS

INTEL (8080, 8086, ETC, Z-80). ISOLATED  
MOTOROLA (6809, 68000, ETC) MEMORY MAPPED

ISOLATED I/O: MICROPROCESSORS SUCH AS Z-80, 8080 ETC. HAVE SPECIAL COMMAND LINES TO INDICATE WHETHER AN I/O OR A MEMORY ACCESS IS BEING EXECUTED. THIS HAS THE EFFECT OF SEPARATING THE I/O AND MEMORY SPACES.

THIS COMMAND LINES ARE ACTIVATED (FOR I/O) BY SPECIFIC INSTRUCTIONS:

|       |                        |
|-------|------------------------|
| IN B  | REGISTER, PORT ADDRESS |
| OUT B | PORT ADDRESS, REGISTER |

THE ADVANTAGES OF SUCH AN APPROACH ARE THAT AS I/O PORT ARE FEWER THAN THE MEMORY ADDRESSES THE PORT ADDRESS DECODING IS DONE USING FEWER ADDRESS LINES SIMPLIFYING THE DECODING CIRCUITS. ALSO THAT NO I/O PORT CAN BE ACCIDENTALLY ACTIVATED BY ADDRESSING MEMORY DUE TO A PROGRAMMING MISTAKE.

MEMORY MAPPED I/O: MOTOROLA MACHINES SUCH AS 6809, 68000, ..., 68040 AND DIGITAL'S PDP-11 MAKE NO DIFFERENCE BETWEEN I/O AND MEMORY ACCESS. I/O AND MEMORY COEXIST IN THE SAME ADDRESS SPACE CONSEQUENTLY PART OF THE SPACE HAS TO BE RESERVED FOR THE I/O PORTS

I/O PORTS AND MEMORY ARE ACCESSED USING THE SAME INSTRUCTIONS AND ADDRESSING MODES.

LDA


STA

ADVANTAGES OF THIS MODE ARE.

- NO SPECIAL OP-CODES ARE NEEDED SIMPLIFYING THE INTERNAL STRUCTURE OF THE  $\mu$ P.
- LARGE NUMBER OF I/O PORTS ARE POSSIBLE
- MORE SYSTEMATIC HARDWARE STRUCTURE
- ALL ADDRESSING MODES CAN BE USED.

## I/O PORTS AND I/O TRANSACTIONS

THE STRUCTURE OF A SIMPLE I/O PORT IS SHOWN.



FOR THE PROGRAMMER THERE ARE THREE MAIN VISIBLE REGISTERS:

- A REGISTER TO HOLD COMMAND ISSUED BY THE  $\mu$ P
- A STATUS REGISTER SO THAT THE  $\mu$ P CAN MONITOR THE ACTIVITY OF THE PORT
- A DATA REGISTER THAT HOLDS THE DATA TO BE TRANSFERRED TO/FROM THE  $\mu$ P.

THERE CAN BE OTHER REGISTERS IF NEEDED SUCH AS IN THE CASE OF A FLOPPY/DISK CONTROLLER.

- ① PROGRAM-INITIATED: THE TRANSACTION IS INITIATED BY AN EXECUTING PROGRAM.
- ② INTERRUPT DRIVEN: THE TRANSACTION IS INITIATED BY THE PORT.

THE DIFFERENCE BETWEEN THE TWO IS THE MECHANISM FOR DETECTING WHEN AN I/O PORT HAS COMPLETED AN OPERATION

- IN ① THE  $\mu$ P INTERROGATES THE PORT.
- IN ② THE PORT GENERATES A SIGNAL CALLED INTERRUPT REQUEST. THE  $\mu$ P RESPONDS TO THIS REQUEST AFTER THE COMPLETION OF THE OPERATION BEING EXECUTED. IT PASSES CONTROL OF THE EXECUTION TO A PIECE OF CODE WRITTEN FOR THE SERVICE OF THE I/O PORTS THAT CAN INTERRUPT. GENERALLY THERE ARE HIERARCHIES OF INTERRUPTS (NMI, IRQ, IRQ IN 6809 PARLANCE).

## I/O DRIVERS

AN I/O DRIVER IS A PIECE OF CODE WRITTEN TO HIDE FROM THE HIGH LEVEL PROGRAMMER THE DETAILS AND PECULIARITIES OF THE I/O PORT (HARDWARE). THE WRITING OF THE I/O DRIVERS REQUIRE AN UNDERSTANDING OF THE MACHINE AND I/O PORT HARDWARE.

GENERALLY, MACHINES COME WITH READY MADE I/O DRIVERS FOR STANDARD ~~etc~~ DEVICES SUCH AS

KEYBOARDS, FLOPPY DISKS, DISPLAYS, ETC. BUT IF A NON-STANDARD DEVICE HAS TO BE ADDED AN I/O DRIVER HAS TO BE WRITTEN.

A GOOD DRIVER SHOULD PROVIDE:

- A STANDARD SOFTWARE INTERFACE OR ENVIRONMENT
- PROTECTION AGAINST INCORRECT USES OF THE DEVICE OR PORT
- STANDARD ERROR REPORTING.
- PREVENT DEADLOCK SITUATIONS, COMMUNICATION BETWEEN USERS, ETC.

FOR SYSTEMS WITH MANY IDENTICAL I/O PORTS AND DEVICES, FOR INSTANCE TERMINALS, IT IS USUAL TO HAVE A SINGLE COPY OF THE DEVICE DRIVER AND TO COMMUNICATE A DEVICE DESCRIPTOR TO THE DRIVER. THIS DEVICE DESCRIPTOR CONTAIN INFORMATION SPECIFIC TO THE DEVICE SUCH AS ADDRESS, SPEED, ETC TO THE I/O DRIVER. THIS TYPE OF I/O DRIVERS ARE GENERALLY CALLED "SHARED DRIVERS".

WE WILL PRESENT, WITHOUT REFERENCE TO ANY SPECIFIC OPERATING SYSTEM, WHAT ARE THE STEPS TO FOLLOW TO PROGRAM AND USE A PROGRAM-CONTROLLED PORT.

AFTER INITIALIZING A PORT (SETTING, BAUD RATE, LINES SET AS INPUTS OR OUTPUTS, ETC) THERE ARE TWO MAIN OPERATIONS (TRANSACTIONS) READ & WRITE.

## I/O READ

- A) TEST STATUS REGISTER OF PORT AND WAIT FOR READY.
- B) PASS A READ COMMAND TO THE CONTROL REGISTER.
- C) THE  $\mu$ P TEST THE STATUS REGISTER FOR READY
- D) THE  $\mu$ P READS THE DATA.

## I/O WRITE:

- A) TEST THE STATUS REGISTER FOR READY.
- B) IT WRITES DATA INTO THE DATA REGISTER
- C) IT WRITES INTO THE COMMAND REGISTER A WRITE COMMAND.

SOME OF THESE OPERATIONS CAN BE ASSEMBLED  
TOGETHER BECOMING JUST ONE INSTRUCTION.

## INTERRUPT-CONTROLLER

THE INITIAL STEPS (ROOT) OF A SYSTEM WITH INTERRUPTS HAVE TO MAKE SURE THAT NO INTERRUPT COMES TO THE  $\mu$ P BEFORE IT IS READY TO ACCEPT THEM. THIS IS DONE EITHER BY A  $\mu$ P THAT UNABLES ITS INTERRUPTS UNTIL READY OR HAVING RESET DISABLE THE PORT INTERRUPT LINES. THE PORT INTERRUPTS ARE POSTERIORITY ENABLED UNDER INSTRUCTION COMING FROM THE  $\mu$ P.

## I/O READ

- A) THE PORT ASSERTS AN INTERRUPT REQUEST
- B) WHEN THE  $\mu$ P RECEIVES THE IRQ IT IS GENERALLY IN AN UNINTERRUPTABLE STATE SUCH AS IN THE MIDDLE OF THE EXECUTION OF AN INSTRUCTION OR EXECUTING A PIECE OF CODE CALLED BY AN IRQ OF HIGHER PRIORITY.

AT A LATER TIME, WHEN INTERRUPTS ARE PERMITTED THE  $\mu$ P WILL ACKNOWLEDGE THE IRQ AND START A DEVICE-IDENTIFICATION TRANSACTION. IT CAN BE DONE IN THREE DIFFERENT WAYS.

- B.1) THE  $\mu$ P TRANSMITS AN ACKNOWLEDGE TO THE WHOLE SYSTEM. THE HIGHEST PRIORITY PORT WITH PENDING IRQ WILL RESPOND BY PLACING ITS IDENTIFIER ON THE BUS. THE  $\mu$ P THEN INITIATES EXECUTION AT AN ADDRESS THAT IS A FUNCTION OF THE IDENTIFIER.
- B.2) THE  $\mu$ P ISSUES A SIGNAL TO EACH PORT INDIVIDUALLY STARTING WITH THE HIGHEST PRIORITY PORT. THE IRQ PENDING PORT ACKNOWLEDGES THE INTERROGATION. THE  $\mu$ P BRANCHES TO THE PROPER SERVICE ROUTINE.
- B.3) THE  $\mu$ P HAS AS MANY IRQ LINES AS THERE ARE I/O PORTS AND EACH ASSERTS A DIFFERENT LINES.

- c) THE PROCESSOR EXECUTES A PROGRAM THAT ACCEPTS THE DATA. AT THE CONCLUSION OF AN I/O TRANSACTION THE PROCESSOR RETURNS TO THE INTERRUPTED PROGRAM.

### I/O WRITE.

- A) THE PROCESSOR ENABLES THE IRQ LINES OF THE PORT AND TRANSMIT THE DATUM AND WRITE COMMAND.
- B) THE PROCESSOR RETURNS TO OTHER ACTIVITIES WHILE THE PORT TRANSMIT THE DATUM TO THE I/O DEVICE. WHEN THE I/O PORT HAS FINISHED IT ISSUES AN INTERRUPT REQUEST.
- C) AT THE RIGHT TIME THE  $\mu$ P ISSUES AN ACKNOWLEDGE AFTER IDENTIFYING THE INTERRUPTING DEVICE.
- D) IF THE  $\mu$ P HAS MORE DATA TO TRANSFER IT WILL REPEAT THE PREVIOUS STEPS, ELSE IT WILL CONTINUE THE EXECUTION OF THE INTERRUPTED PROGRAM.

