



INTERNATIONAL ATOMIC ENERGY AGENCY
UNITED NATIONS EDUCATIONAL, SCIENTIFIC AND CULTURAL ORGANIZATION
INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS
ICTP, P.O. BOX 586, 34100 TRIESTE, ITALY, CABLE CENTRATOM TRIESTE



H4.SMR. 403/3

FIFTH COLLEGE ON MICROPROCESSORS: TECHNOLOGY AND APPLICATIONS
IN PHYSICS

2- 27 October 1989

Fundamentals of Digital Electronics
Part 1: Boolean Algebra
Part 2: Some Basic Combinational Circuit Chips

S. VENKATARAMAN
Microprocessors Laboratory, ICTP, Trieste

These notes are intended for internal distribution only.

LOGICAL VARIABLES

A LOGICAL VARIABLE A IS A VARIABLE THAT HAS THE FOLLOWING CHARACTERISTICS:

- 1) A MAY ASSUME ONE OF TWO POSSIBLE VALUES. (0/1, TRUE/FALSE, GREEN/RED, ETC)
- 2) THESE TWO VALUES MUST BE SUCH THAT, THEY ARE "MUTUALLY EXCLUSIVE" (IF IT IS NOT TAKING ONE OF THE TWO POSSIBLE VALUES IT MUST BE TAKING THE OTHER).

WHEN WE DEFINE A LOGICAL VARIABLE AND ITS MEANING WE HAVE TO FOLLOW THE ABOVE RULES.


EXAMPLE: LET A "REPRESENT PRESSURE" THE ONLY TWO VALUES ARE:

A	MEANING	p_0 = LOW PRESSURE THRESHOLD
0	PRESSURE BELOW p_0	
1	PRESSURE ABOVE p_0	

WE CAN ALSO CREATE ANOTHER LOGICAL VARIABLE B, FUNCTION OF A, IN THE FOLLOWING WAY:

A	MEANING	$B = f(A)$	MEANING
0	PRESSURE BELOW p_0	0	DO NOTHING
1	PRESSURE ABOVE p_0	1	SOUND AN ALARM.

EXAMPLE (TTL LOGIC) "A LOGICAL VARIABLE REPRESENTS A VOLTAGE"



IN THIS CASE THERE IS A RANGE BETWEEN 0.4V AND 2.4V THAT THE VOLTAGE MUST NECESSARILY NOT TAKE. (OF COURSE THIS IS A BREACH OF RULE #2).

THE A' ASSIGNMENT IS USUALLY CALLED NEGATIVE LOGIC, AS OPPOSED TO POSITIVE LOGIC.

FUNCTIONS OF ONE VARIABLE

THERE ARE FOUR POSSIBLE FUNCTIONS OUT OF WHICH ONLY TWO ARE INTERESTING.

IDENTITY

A	$B = f_1(A)$
0	0
1	1

INVERSE

A	$B = f_2(A) = \overline{A}$
0	1
1	0

f_1 IS NOT VERY INTERESTING

$$B = f_2(A) = \overline{A} \quad \text{MEANS INVERSE OR COMPLEMENT}$$

THE AND FUNCTION IS BOTH COMMUTATIVE AND ASSOCIATIVE

A	B	C = F(A,B)	BEEN C A LOGICAL VARIABLE IT CAN ONLY TAKE THE VALUES 0 OR 1. CONSEQUENTLY THERE ARE ONLY 16 DIFFERENT FUNCTIONS $2 \times 2 \times 2 \times 2 = 2^4 = 16$
0	0	X ← 0	
0	1	X ← "	
1	0	X ← "	
1	1	X ← "	

FOR THE TIME BEING LET US CONSIDER THOSE FUNCTIONS THAT ARE OF SPECIAL INTEREST.

THE AND FUNCTION:

$C = A \cdot B$ AND OPERATOR IN LOGIC

A	B	C = A.B
0	0	0
0	1	0
1	0	0
1	1	1

THERE IS ONLY ONE CASE (A=1, B=1) THAT GIVES C=1.

IT IS EASY TO SEE THAT THE AND IS COMMUTATIVE.

$C = A \cdot B = B \cdot A$

(TO OBTAIN A ZERO IT DOESN'T MATTER WHICH IS ZERO A OR B, AS LONG AS ONE OF THE INPUTS IS ZERO).

THE AND FUNCTION IS BOTH COMMUTATIVE AND ASSOCIATIVE

$D = (A \cdot B) \cdot C = A \cdot (B \cdot C)$

A	B	C	(A.B)	(A.B).C	B.C	A.(B.C)
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	0
0	1	1	0	0	1	0
1	0	0	0	0	0	0
1	0	1	0	0	0	0
1	1	0	1	0	0	0
1	1	1	1	1	1	1

IDENTICAL

WE HAVE PROVED THAT $(A \cdot B) \cdot C = A \cdot (B \cdot C)$ SHOWING THAT BOTH GIVE THE SAME RESULT FOR ALL POSSIBLE INPUTS. THIS METHOD OF PROOF IS CALLED "PERFECT INDUCTION".

THE OR FUNCTION:

$C = A + B$ OR OPERATOR IN LOGIC




A	B	A+B=C
0	0	0
0	1	1
1	0	1
1	1	1

THERE IS ONLY ONE CASE (A=0, B=0) FOR WHICH C=0.


a) $A+B=B+A$ THE OR FUNCTION IS COMMUTATIVE

b) $(A+B)+C=A+(B+C)$ THE OR FUNCTION IS ASSOCIATIVE

SYMBOLS FOR THE INVERSION, AND AND OR FUNCTIONS






N-INPUT AND




(5)

N-INPUT OR



OTHER SYMBOLS



ETC

(6)

LOGIC ALGEBRA: THE STUDY OF A LOGICAL VARIABLE AND ITS FUNCTIONS WAS INVENTED IN THE MID-1800 BY GEORGE BOOLE IN CONNECTION WITH HIS STUDY ON THOUGHT PROCESSES.

IN 1938 CLAUDE SHANNON, FROM BELL LABS, CREATED AN ALGEBRA ADAPTED TO ELECTRONIC LOGIC DESIGN USUALLY CALLED "SWITCHING ALGEBRA".

WE HAVE ALREADY ENCOUNTERED MOST THAT IS NEEDED TO UNDERSTAND IT, BUT AS WITH MOST THEORIES, WE NEED TO HAVE A FEW MORE "TOOLS" TO EFFECTIVELY USE IT.

LET US SEE SOME OBVIOUS (AND SOME NOT SO OBVIOUS) CONSEQUENCES OF WHAT WE HAVE ALREADY LEARNED:

(7)

THE FOLLOWING ARE THE AXIOMS:

$$\overline{\overline{A}} = A$$

$$A + 0 = A \quad (1)$$

$$A \cdot 1 = A \quad (1')$$

$$A + 1 = 1 \quad (2)$$

$$A \cdot 0 = 0 \quad (2')$$

$$A + A = A \quad (3)$$

$$A \cdot A = A \quad (3')$$

$$A + \overline{A} = 1 \quad (4)$$

$$A \cdot \overline{A} = 0 \quad (4')$$

$$A + (A \cdot B) = A \quad (5)$$

$$A \cdot (A + B) = A \quad (5')$$

$$AB + A\overline{B} = A \quad (6)$$

$$(A+B)(A+\overline{B}) = A \quad (6')$$

$$A + (\overline{A} \cdot B) = (A+B) \quad (7)$$

$$A(\overline{A} + B) = A \cdot B \quad (7')$$

$$A + (B \cdot C) = (A+B) \cdot (A+C) \quad (8)$$

$$A \cdot (B+C) = (A \cdot B) + (A \cdot C) \quad (8')$$

$$(A \cdot B) + (\overline{A} \cdot C) = (A+C) \cdot (\overline{A} + B) \quad (9) \quad (A+B) \cdot (\overline{A} + C) = (A \cdot C) + (\overline{A} \cdot B) \quad (9')$$

$$(A \cdot B) + (\overline{A} \cdot C) + (B \cdot C) = (A \cdot B) + (\overline{A} \cdot C) \quad (10) \quad (A+B) \cdot (\overline{A} + C) \cdot (B+C) = (A+B) \cdot (\overline{A} + C) \quad (10')$$

DE MORGAN'S THEOREM:

$$\overline{A \cdot B \cdot \dots} = \overline{A} + \overline{B} + \dots \quad (11)$$

$$\overline{A + B + \dots} = \overline{A} \cdot \overline{B} \cdot \dots \quad (12)$$

EXAMPLE: LET US OBTAIN A SECOND THEOREM FROM KNOWN TRUTH TABLES

$A \cdot B = Z$	$A + B = Z$
$0 \cdot 0 = 0$	$0 + 0 = 0$
$0 \cdot 1 = 0$ (I)	$0 + 1 = 1$ (II)
$1 \cdot 0 = 0$	$1 + 0 = 1$
$1 \cdot 1 = 1$	$1 + 1 = 1$

OBSERVE THAT WE GET (II) FROM (I) AND VICE-VERSA IF WE:

- INTERCHANGE $\cdot$ WITH $+$
- INTERCHANGE 0's WITH 1's.

THEN IF WE HAVE A THEOREM RELATING LOGIC VARIABLES WE CAN IMMEDIATELY WRITE DOWN A SECOND THEOREM BY INTERCHANGING $+$ WITH $\cdot$ AND INTERCHANGING 0's WITH 1's. THIS TWO THEOREMS SO RELATED ARE CALLED DUAL THEOREMS.

EXAMPLE: LET US OBTAIN, BY DUALITY, $\bar{A} + \bar{B}$ FROM $A \cdot B$.

(9)

A	B	$\bar{A} + \bar{B}$	$A \cdot B$
1	1	0	1
1	0	1	0
0	1	1	0
0	0	1	0

$$A + (\bar{A} \cdot \bar{B}) = (A + \bar{A}) \cdot (A + \bar{B})$$


USING THE DUALITY PROCEDURE

$$A \cdot (\bar{A} + \bar{B}) = A \cdot \bar{A} + A \cdot \bar{B}$$

A	B	$\bar{A} + \bar{B}$	$A \cdot (\bar{A} + \bar{B})$	$A \cdot B$
1	1	0	0	1
1	0	1	0	0
0	1	1	0	0
0	0	1	0	0

THEOREMS DRAWN AS CIRCUITS

WE CAN REPRESENT (DRAW) THEOREM 7 AS



WE SEE HERE THAT THE SAME LOGIC FUNCTION CAN BE IMPLEMENTED BY USING A PHYSICALLY DIFFERENT CIRCUITS.

(10)

THE USUAL PROCEDURE IS TO USE AND, OR, AND NOT AND OR NOT. OBTAIN THE SIMPLEST GATE STRUCTURE AND TRANSFORM IT INTO ANOTHER STRUCTURE USING ONLY NANDs, OR NORs (IF YOU WANT).

FIRST LET US ASSUME (OF COURSE IT IS TRUE) THAT AND, NOT AND OR ARE SUFFICIENT TO EXPRESS ANY LOGICAL FUNCTION.

BUT IT IS EASILY SHOWN THAT WE COULD DISPENSE OF EITHER AND OR OR. FOR EXAMPLE: WE WRITE AND AS A FUNCTION OF OR AND NOT

$$A \cdot B = \overline{\overline{A} + \overline{B}} \quad \text{DE MORGAN'S}$$

EXAMPLE: OR AS A FUNCTION OF AND AND NOT


$$A + B = \overline{\overline{A} \cdot \overline{B}} \quad \text{DE MORGAN'S}$$

WHAT IS MORE, ALL LOGICAL FUNCTION: SYNTHESIZE USING ONLY NAND OR NOR GATES. BUT DESIGNING CIRCUITS ONLY WITH ONE GATE, BE IT NAND OR NOR IS INCONVENIENT AT BEST. THE INCONVENIENCE RESIDES IN THE FACT THAT, NEITHER NAND NOR NOR ARE ASSOCIATIVE.

THE USUAL PROCEDURE IS TO USE AND, OR, AND NOT AND OR NOT. OBTAIN THE SIMPLEST GATE STRUCTURE AND TRANSFORM IT INTO ANOTHER STRUCTURE USING ONLY NANDs, OR NORs (IF YOU WANT).

HOW TO OBTAIN A NOT FROM A NAND

JUST CONNECT




A	B	$\overline{A \cdot B} = \overline{A}$
0	0	1
0	1	1
1	0	1
1	1	0

WHY THE ABOVE CONNECTION IS BETTER THAN? $A \rightarrow \overline{A}$

HOW TO OBTAIN A NOT FROM A NOR


JUST CONNECT




A	B	$\overline{A + B} = \overline{A}$
0	0	1
0	1	0
1	0	0
1	1	0

WHY IS THE ABOVE CONNECTION BETTER THAN? $A \rightarrow \overline{A}$

EXAMPLE: $W = \bar{A} \cdot (A+B) + \bar{C} + (B \cdot C)$



$$\begin{aligned} \bar{A} \cdot (A+B) + \bar{C} + B \cdot C &= \bar{A} \cdot (A+B) + \bar{C} + B \\ \bar{A} \cdot (A+B) + \bar{C} + B &= \bar{A} \cdot A + \bar{A} \cdot B + \bar{C} + B \\ \bar{A} \cdot A + \bar{C} + B &= \underline{B + \bar{C}} \end{aligned}$$




USING

$$\begin{aligned} A + \bar{A} \cdot B &= A + B \\ A(B+C) &= AB + AC \\ A \cdot \bar{A} &= 0 \\ A + A \cdot B &= A \end{aligned}$$


PROBLEM: WRITE $W = B + \bar{C}$ WITH ONLY NANDS

$$W = B + \bar{C} = \overline{\bar{B} \cdot \bar{\bar{C}}} = \overline{\bar{B} \cdot C} \quad \left\{ \begin{array}{l} \text{USING} \\ A+B = \overline{\bar{A} \cdot \bar{B}} \end{array} \right.$$



B) NOW USING NORs

$$W = B + \bar{C} = \overline{\overline{B + \bar{C}}}$$



PROBLEM: SIMPLIFY

$$W = A \cdot [B + C \cdot (D + \bar{A})]$$

NOW LET US SHOW A GRAPHIC PROCEDURE FOR THE SIMPLIFICATION WORK. THIS PROCEDURE ALLOWS A VISUAL APPRECIATION THAT REQUIRES LITTLE MEMORIZATION OF LOGIC RELATIONS $\rightarrow 17$

THE ALGEBRAIC METHOD
 IN THE WAY TO USING THE GRAPHIC
 PROCEDURE WE INTRODUCE THE DEFINITION OF "FUNDAMENTAL PRODUCTS", ALSO CALLED "MINTERMS".

WE ALREADY SAW THAT AN AND
 SUCH AS

$$A \cdot \bar{B} \cdot C$$

WILL OUTPUT A ONE ONLY IF

$$A = 1 \quad B = 0 \Rightarrow \bar{B} = 1$$

$$C = 1$$

AND ONLY IN THIS CASE

GIVEN N LOGICAL VARIABLES

$$A_1, A_2, \dots, A_N$$

WE CALL A FUNDAMENTAL PRODUCT

OR MINTERM TO AN AND TERM IN WHICH ALL N VARIABLES PARTICIPATE, COMPLEMENTED OR NOT.

EXAMPLE: GIVEN A, B AND C

$$\left. \begin{array}{l} A \cdot \bar{B} \cdot C \\ \bar{A} \cdot \bar{B} \cdot C \end{array} \right\} \text{ ARE } F. \text{ PRODUCTS}$$

$$\left. \begin{array}{l} A \cdot B \\ A \cdot \bar{C} \end{array} \right\} \text{ ARE NOT}$$

WRITING A TRUTH TABLE AS "SUM OF FUNDAMENTAL PRODUCTS"

SUPPOSE WE ARE GIVEN THE FOLLOWING TRUTH TABLE

A	B	C	F(A,B,C)
0	0	0	0
0	0	1	1 $\leftarrow \bar{A} \cdot \bar{B} \cdot C$
0	1	0	0
0	1	1	1 $\leftarrow \bar{A} \cdot B \cdot C$
1	0	0	1 $\leftarrow A \cdot \bar{B} \cdot \bar{C}$
1	0	1	0
1	1	0	0
1	1	1	0

WE SAW THAT THE AND FUNCTION GIVES A "1" AS AN OUTPUT ONLY WHEN EACH OF ITS VARIABLES ARE EQUAL TO 1

SO THE PRODUCTS $\bar{A} \cdot \bar{B} \cdot C$ a)
 $\bar{A} \cdot B \cdot C$ b)
 $A \cdot \bar{B} \cdot \bar{C}$ c)

GIVE THE "1" OF F. THEN F(A,B,C) OUTPUT A "1" IF a) OR b) OR c) ARE "1"

$$F(A,B,C) = (\bar{A} \cdot \bar{B} \cdot C) + (\bar{A} \cdot B \cdot C) + (A \cdot \bar{B} \cdot \bar{C})$$

THEN, WRITING A TRUTH TABLE IN ALGEBRAIC FORM NATURALLY LEADS US TO A "SUM OF FUNDA

IF A LOGIC FUNCTION IS GIVEN IN
AND TERM OF THREE VARIABLES WHERE
ONE OR TWO VARIABLES ARE
MISSING WE CAN EASILY CREATE
"FUNDAMENTAL PRODUCTS"

EXAMPLE:

$$A.B = A.B.(C + \bar{C}) = ABC + A\bar{B}C$$

BECAUSE $C + \bar{C} = 1$

EXAMPLE:

$$\bar{A} = \bar{A}.(B + \bar{B}) = \bar{A}.B + \bar{A}.\bar{B} = \bar{A}.B.(C + \bar{C}) + \bar{A}.\bar{B}.(C + \bar{C})$$


$$\bar{A} = \bar{A}BC + \bar{A}B\bar{C} + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C}$$

SO, NOW WE KNOW THAT ANY LOGICAL
FUNCTION CAN BE WRITTEN AS A
"SUM OF FUNDAMENTAL PRODUCTS"

DRAWING KARNAUGH MAPS

A KARNAUGH MAP IS A TABLE THAT HAS
ONE SQUARE FOR EACH POSSIBLE "FUNDAMENTAL
PRODUCT". NEIGHBORING SQUARES
THAT HAVE A SIDE IN COMMON DIFFER
IN A VARIABLE THAT IS THE COMPLEMENT
OF THE ORIGINAL

A) TWO VARIABLES



ALSO SEE THAT $\boxed{AB}$ IS ALSO A NEIGHBOR
OF $\boxed{A\bar{B}}$, ETC

IT IS NOT SEEN IMMEDIATELY BECAUSE
WE CHOSE TO START WITH $\bar{A}.\bar{B}$ IN THE
UPPER LEFT SQUARE.

B) THREE VARIABLES

	$\bar{C}$	C
$\bar{A}\bar{B}$		
$\bar{A}B$		
AB		
$A\bar{B}$		

1) TRUTH TABLES

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$				
$\bar{A}B$				
$A\bar{B}$				
AB				

FROM TRUTH TABLES TO KARNAUGH MAPS.
LET US SUPPOSE WE HAVE THE FOLLOWING TRUTH TABLE

A	B	C	D	Z(A,B,C,D)
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0

NOW WRITE A "1" FOR EACH MINTERM ON THE CORRESPONDING SQUARE OF THE MAP, ELSE WRITE A ZERO

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	0	0
$\bar{A}B$	0	0	1	1
$A\bar{B}$	0	0	0	1
AB	0	0	0	0

A TRUTH TABLE SHOWS THE OUTPUT FOR EACH INPUT CONDITION WHILE A KARNAUGH MAP ON THE OTHER HAND SHOWS THE FUNDAMENTAL PRODUCTS NEEDED TO PRODUCE THE OUTPUT "1".

PAIRS, QUADS AND OCTETS

TWO 1's ADJACENT EITHER HORIZONTALLY OR VERTICALLY ARE CALLED A PAIR

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	0	0
$\bar{A}B$	0	0	1	1
$A\bar{B}$	0	0	0	1
AB	0	0	0	0

IF YOU SEE A PAIR, YOU KNOW YOU CAN ELIMINATE FROM THE PAIR OF F. PRODUCTS THE VARIABLE THAT CHANGES FORM.

PAIR 1:

$$y = \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}CD = (\bar{A} + \bar{A})\bar{B}C\bar{D} = \bar{B}C\bar{D}$$

PAIR 2:

$$y = \bar{A}BCD + \bar{A}BC\bar{D} = \bar{A}BC(D + \bar{D}) = \bar{A}BC$$

PAIR 3:

$$z = \bar{A}\bar{B}C\bar{D} + A\bar{B}C\bar{D} = \bar{B}C\bar{D}$$

QUAD
IT DEFINES ITSELF BY JUST LOOKING
AT THE DRAWING

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	0	1	0
$\bar{A}B$	0	0	0	0
AB	1	1	1	1
$A\bar{B}$	0	0	0	0

WHEN YOU SEE A QUAD TWO VARIABLES
AND ITS COMPLEMENTS DROP FROM THE
BOOLEAN EQUATION THAT REPRESENTS THE
QUAD.

QUAD 1:

$$\begin{aligned}
 y &= AB\bar{C}\bar{D} + AB\bar{C}D + ABC\bar{D} + ABCD \\
 &= AB(\bar{C}\bar{D} + \bar{C}D + C\bar{D} + CD) \\
 &= AB(\bar{C}(\bar{D} + D) + C(\bar{D} + D)) = AB(\bar{C} + C) = \underline{\underline{AB}}
 \end{aligned}$$

HOW NICE !!

OCTET

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	0	0	0
$\bar{A}B$	0	0	0	0
AB	1	1	1	1
$A\bar{B}$	1	1	1	1

WHEN YOU SEE AN OCTET YOU KNOW
THREE VARIABLES DROP FROM THE BOOLEAN
EXPRESSION OF THE OCTET

SIMILARLY A KACMAUGH MAP

CIRCLE THE OCTETS FIRST
QUADS SECOND.
PAIRS LAST

EXAMPLE:

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	1	1
$\bar{A}B$	0	0	0	1
AB	1	1	0	1
$A\bar{B}$	1	1	0	0

2 QUADS.
1 PAIR

$F(A, B, C, D) = AC + CD + \bar{A}BD$ DONE

OVERLAPPING GROUPS.

WHEN YOU ENCIRCLE GROUPS YOU ARE
ALLOWED TO USE THE SAME "1" MORE THAN
ONCE. WHY? BECAUSE (AB) AND $(AB + AB)$ ARE
EQUAL FROM A LOGICAL POINT OF VIEW
TAKE FOR EXAMPLE:

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	0	0	0
$\bar{A}B$	0	1	0	0
AB	1	1	1	1
$A\bar{B}$	1	1	1	1

OR

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	0	0	0
$\bar{A}B$	0	1	0	0
AB	1	1	1	1
$A\bar{B}$	1	1	1	1

BEFORE WE CAN FIND THE SIMPLEST FUNCTION

- 1) $F(A,B,C,D) = \overbrace{A}^{\text{OCTET}} + \overbrace{BCD}^{\text{PAIR}}$
- 2) $F(A,B,C,D) = \overbrace{A}^{\text{OCTET}} + \overbrace{ABCD}^{\text{LONGLY "1"}}$

THERE ARE LIMITS ABOUT USING "1"s MORE THAN ONCE. ONE HAS TO ELIMINATE GROUPS WHOSE "1"s ARE COMPLETELY OVERLAPPED BY OTHER GROUPS.


EXAMPLE:

	$\bar{C}\bar{D}$	$C\bar{D}$	CD	$\bar{C}D$
$\bar{A}\bar{B}$		1	1	
$\bar{A}B$		1	1	1
AB	1	1	1	1
$A\bar{B}$			1	

IN THIS CASE IT IS BETTER NOT TO CONSIDER THE QUAD.

A WORD ABOUT NEIGHBORS:

WE LIVE IN A 3-D WORLD BUT WE HAVE TO RELINQUISH ONE DIMENSION WHEN WE WORK ON A FLAT SURFACE AS THIS PAGE. A SQUARE ON A CHECKERBOARD



HAS, AT THE MOST, FOUR NEIGHBORS. SO IF WE ARE DEALING WITH FIVE OR MORE VARIABLE YOU HAVE TO SEE WHERE THE OTHER NEIGHBORS ARE. (PLAY WITH IT)

THESE ARE THE CONDITIONS:

EXAMPLE: A BCD INPUT DRIVES A DECODER. THE DECODER IS TO PRODUCE A "1" OUTPUT ONLY FOR A INPUT OF $9_{10} \rightarrow 1001$

THE TRUTH TABLE IS:

	D_3	D_2	D_1	D_0	OUTPUT
BCD Inputs	0	0	0	0	0
	0	0	0	1	0
	0	0	1	0	0
	0	0	1	1	0
	0	1	0	0	0
	0	1	0	1	0
	0	1	1	0	0
	0	1	1	1	0
	1	0	0	0	0
	1	0	0	1	0
	1	0	1	0	0
	1	0	1	1	0
	1	1	0	0	0
	1	1	0	1	0
	1	1	1	0	0
	1	1	1	1	1


THE EXCLUDED INPUTS CAN NEVER OCCUR AS WE SAID THAT THE INPUT WILL BE A BCD NUMBER.

SO FOR THOSE "1"s WE DON'T CARE WHAT THE OUTPUTS ARE. WE ARE FREE TO USE THEM AS AN ADVANTAGE TO SIMPLIFY THE KARNAUGH MAP.

ENCIRCLE THE "1"s FROM THE TRUTH TABLE WITH AS MANY "1"s FROM DON'T CARE TO FORM THE LARGEST POSSIBLE GROUP.

	$\bar{D}_3\bar{D}_2$	$\bar{D}_3D_2$	$D_3\bar{D}_2$	D_3D_2
$\bar{D}_1\bar{D}_0$	0	0	0	0
$\bar{D}_1D_0$	0	0	0	0
$D_1\bar{D}_0$	0	1	1	0
D_1D_0	0	1	1	0

$$W = D_3D_0$$



STEPS TO FOLLOW WHEN USING THE KARNAUGH METHOD FOR SIMPLIFYING BOOLEAN EQUATIONS

STEP 1: BUILD YOUR TRUTH TABLE ACCORDING TO THE REQUIREMENTS OF YOUR APPLICATION.

STEP 2: DRAW "1s" ON THE KARNAUGH MAP FOR EACH FUNDAMENTAL PRODUCT NECESSARY TO PRODUCE THE "1s" AT THE OUTPUTS.

STEP 3: ENCIRCLE THE OCTETS, QUADS AND PAIRS. ENCIRCLE THE "ISOLATED" "1s".

STEP 4: ELIMINATE REDUNDANT GROUPS.

STEP 5: WRITE THE BOOLEAN EQUATION BY OR'ING THE PRODUCTS CORRESPONDING TO THE GROUPS.

STEP 6: IF NEEDED REWRITE USING ONLY NANDs OR NORs.

THE LOGIC OF DIGITAL SYSTEMS


IN THIS SHORT AND BASIC INTRODUCTORY SET OF LECTURES WE DELIBERATELY AVOID ANY DISCUSSION OF THE ELECTRONIC CIRCUITRY USED TO IMPLEMENT PHYSICALLY OUR DIGITAL CIRCUITS. WE ARE MAINLY CONCERNED WITH THE LOGIC THAN THE ELECTRONICS. NEVER THE LESS SOME CONSIDERATIONS ARE IN ORDER.

SPEED, PROPAGATION TIME

ANY DIGITAL SYSTEM CAN BE ASSEMBLED FROM GATES. THESE GATES CHANGE THEIR OUTPUTS AS A RESPONSE TO CHANGES ON THEIR INPUTS. HOW FAST A DIGITAL SYSTEM IS, DEPENDS MAINLY ON HOW FAST THE COMPONENT GATES ARE

THE MOST IMPORTANT FACTOR RELATED TO THE SPEED OF A GATE IS THE PROPAGATION TIME.


THE PROPAGATION TIME IS THE TIME REQUIRED FOR A GATE OUTPUT TO RESPOND TO A CHANGE ON THE GATE INPUTS.




THE SPEED OF THE GATES WILL DEPEND ON THE TECHNOLOGY CHOSEN TO IMPLEMENT THE LOGIC.

TRANSISTOR LOGIC

A TRANSISTOR IS A SEMICONDUCTOR DEVICE WITH THREE TERMINALS




WITH IT WE CAN CREATE A SWITCH





WE APPLY TO THE BASE ONE OF TWO VOLTAGE VALUES $V_H \approx 5V$ OR $V_L \approx 0V$. ALL WE NEED TO KNOW ABOUT THE CIRCUIT IS THAT WHEN WE APPLY V_L THE TRANSISTOR DOES NOT CONDUCT. CURRENT, THERE ^{IS} NO DROP ON R AND CONSEQUENTLY $V_O = V_{CC}$. ON THE OTHER HAND IF WE APPLY V_H THEN $V_O \approx 0V$.

V_A	TRANSISTOR STATE	V_Z
V_L	OPEN	V_{CC}
V_H	CLOSED	0

SO WE HAVE CREATED.



WE CAN EASILY WIRE A MINOR GATE.




V_A	V_B	V_Z
V_L	V_L	V_{CC}
V_L	V_H	V_L
V_H	V_L	V_L
V_H	V_H	V_L

A	B	Z
0	0	1
0	1	0
1	0	0
1	1	0

NAND
NOR

(14)

THE CIRCUIT FOR THE CMOS NOR GATE IS SHOWN IN FIG. 10.10.




IT WOULD BE A GOOD CIRCUIT BECAUSE:

- WHEN THE SWITCH IS OPEN (FIG. b) THE DRIVING GATE SOURCES CURRENT TO ITS LOAD. IT FLOWS THRU R. THIS CURRENT IS SMALL ^{DUE} TO THE PRESENCE OF R. CAUSES NO IMPORTANT LOSS OF VOLTAGE.
- WHEN CLOSED, IT CALLS THE LOAD TO SINK CURRENT TO GROUND. THE RESISTANCE OF THE TRANSISTOR IS LOW. THIS SITUATION IS FORTUNATE BECAUSE THE CURRENT TO SINK IS RELATIVELY LARGE.

IT IS NOT SUCH A GOOD CIRCUIT BECAUSE:

THERE IS ALWAYS A CAPACITOR PRESENT. IT CAN NOT BE AVOIDED BECAUSE THE SWITCH IS MADE WITH A TRANSISTOR. THE CAPACITY (THAT ALSO IS INCREASED WITH FAN-OUT) MUST BE CHARGED ^{EVERY} TIME THERE IS A TRANSITION FROM 0-1. IT CHARGES SLOWLY BUT ^{DIS}CHARGES FAST.

TO SPEED THE CHARGING, THE RESISTOR CAN BE REPLACED BY ANOTHER SWITCH. THE NEW CIRCUIT IS CALLED "TETRAPOLE OUTPUT".



THE TOTEM POLE CONFIGURATION

WHEN A IS LOW S_1 IS OPEN AND S_2 IS CLOSED SO THAT Z IS HIGH. WHEN A IS HIGH THE SWITCHES REVERSE AND Z IS LOW.


	A	S_2	S_1	Z
0	V_L	CLOSED	OPEN	V_{CC}
1	V_H	OPEN	CLOSED	0

IN THIS CONFIGURATION BOTH SWITCHES CAN NOW BE OPENED AT THE SAME TIME.


THE EFFECT IS THE SAME, BUT IT CHANGES FASTER.

THE TOTEM POLE CIRCUIT

A DIRECT IMPLEMENTATION OF THE TOTEM POLE OUTPUT IS.



THIS CIRCUIT ALLOW BOTH S_1 AND S_2 TO BE OPENED AT THE SAME TIME PROVIDING AN OUTPUT WITH VERY HIGH IMPEDANCE.




THE CIRCUIT IN (1) OPERATES AS A REGULAR INVERTER AS LONG AS LONG AS ENABLE IS HIGH, BUT IF ENABLE IS LOW IT PRESENTS ITS OUTPUT AT HIGH IMPEDANCE (CIRCUIT IS DISABLED).

GENERALLY THE LOGIC OF THE ENABLE IS REVERSED. (FIG (2)) AND THE DRIVER IS ENABLED WHEN ENABLE IS LOW.


EXTREMELY IMPORTANT FOR THE

WHENEVER YOU HAVE ONLY ONE MASTER A
COMMON LINE (LINE), THE SO CALLED
BUS.



ONLY ONE DEVICE SHOULD BE CONNECTED
TO THE BUS. IF THIS RULE IS NOT FOLLOWED
THE SYSTEM WILL NOT WORK OR WHAT IS
WORSE CHIPS MIGHT GET DAMAGED.

NOT ONLY THE INVERTER COMES IN THREE-
STATE.



ETC.

(13)

THE DATA COMBINATIONAL CIRCUIT CHIPS (FAMILIES)

THE 7400 SERIES OF TTL (TRANSISTOR-
TRANSISTOR LOGIC) CHIPS ARE THE
LEAST EXPENSIVE AND THE MOST WIDELY
USED LOGIC CIRCUIT CHIPS.

SOME TYPICAL CHARACTERISTICS

SERIES	POWER TRANSISTOR TYPE	t_{PD} ns	POWER DISSIPATION mW
74LS...	LOW POWER SCHOTTKY	9.5	2
74L....	LOW POWER STANDARD	33	1
74S...	STANDARD POWER. SCHOTTKY	3	19
74....	STANDARD POWER STANDARD	10	10
74H...	HIGH POWER STANDARD	6	22
74F...	FAST	3	2

IN GENERAL HIGHER SPEED MEANS ALSO
HIGHER POWER DISSIPATION.

(34)

THE 3 MAIN TYPES OF LOGIC FAMILIES:
FAMILIES OF CHIPS

THE CMOS FAMILY:

THE DISTINCTIVE FEATURE OF THIS FAMILY IS THAT THE INPUT CURRENT REQUIRED AS IS INSIGNIFICANT. GENERALLY IN THE ORDER OF $1\mu A$ OR LESS. IN GENERAL THIS FAMILY IS SLOWER THAN THE TTL FAMILY ($100ns$ VERSUS $\approx 20ns$)


THE ECL FAMILY:

THE PRINCIPAL MERIT OF THIS FAMILY IS ITS HIGH SPEED (TYPICALLY $2ns$). THIS SPEED GOES TOGETHER WITH A LARGE DISSIPATION ($\approx 25mW$ per GATE).


THERE ARE ALSO THE ECL II SERIES ($t_{pd} \approx 4\mu s$) AND ECL III ($t_{pd} \approx 1ms$).

DESIGN OF A 2-INPUT NAND GATE:

FIG. 1. 2-INPUT NAND GATE
THE NAND HAS TWO INPUTS
THERE FOUR ON THE CHIP



74 133 13-INPUT NAND GATE



ETC.

AT THE LABORATORY YOU WILL FIND SEVERAL MANUAL WHERE THE AVAILABLE CHIPS ARE LISTED AS WELL AS ITS CHARACTERISTIC PARAMETERS.

BUT LET US SEE SOME SPECIAL
IMPORTANT CHIPS. (THOSE THAT WILL
BE USED AT THE LABORATORY)

(35)


CMOS = COMPLEMENTARY SYMMETRIC METAL-OXIDE

DECODER: A DECODER IS A CHIP THAT GIVES YOU AN OUTPUT THAT SHOWS YOU EXPLICITLY WHAT IS IMPLICIT AT THE INPUT. THAT IS TO SAY IT DECODES WHAT IS ENCODED IN THE INPUT SIGNAL.

LET AS DESIGN A CHIP THAT WILL SHOW AT ITS OUTPUTS WHICH NUMBER HAS BEEN ENCODED IN BINARY FORM IN ITS TWO INPUTS


TRUTH TABLE

#	A_1	A_0	O_0	O_1	O_2	O_3
0	0	0	1	0	0	0
1	0	1	0	1	0	0
2	1	0	0	0	1	0
3	1	1	0	0	0	1




THIS CIRCUIT WOULD DO IT


#11.28 DECODER



ALL THE OUTPUT LINES ARE HIGH WHEN E_N IS LOW. ELSE THE LINE WHOSE SUBINDEX CORRESPONDS TO THE BINARY NUMBER PRESENT AT THE INPUT GOES LOW.

MULTIPLEXERS: A MULTIPLEXER CHIP PERFORMS THE OPERATION OF GIVING AT THE OUTPUT A SIGNAL EQUAL OR REVERSED ON ONE INPUT CHOSEN AMONG SEVERAL





TYPICAL EXAMPLE 74151 8-INPUT MULTIPLEXER. THIS MULTIPLEXER PERFORMS ALSO OTHER FUNCTIONS.

ENCODER: IT PRODUCES THE INVERSE FUNCTION OF A DECODER. GENERALLY TO A CERTAIN INPUT LINE (WHOSE LEVEL IS DIFFERENT TO ALL OF THE OTHERS) CORRESPOND A CERTAIN CODEWORD. WITH BITS $A_0, A_1, \dots$ GIVING THIS WORD.

LET US WRITE THE TRUTH TABLE FOR A PRIORITY ENCODER. LINE A HAS HIGHER PRIORITY THAN B.

A	B	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	x	x	x	x	x	x	x	x
0	1	0	0	0	1	0	0	0	0
1	0	0	1	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0

DON'T CARE

~ \$10

\$40


SENSE ROUTING FOR INTERRUPT LINE B AT \$10
" " " " " A AT \$40

THE SINGLE DIGIT AT A TIME (4VDD)

TRUTH TABLE

A	B	SUM	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


AND
EXCLUSIVE OR
or XOR




THE FULL ADDER: THE FULL ADDER ALSO ADDS TWO BINARY DIGITS AT A TIME BUT TAKING INTO ACCOUNT A CARRY AS AN INPUT.

A	B	C_0	SUM	C_1
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

SYNTHESIZE THE CIRCUIT AS A PROBLEM.




YOU CAN PUT TOGETHER A 4-BIT ADDER.



FLIP-FLOP AND LATCHES.

FLIP-FLOP IS ANOTHER NAME FOR A BISTABLE MULTIVIBRATOR, WHOSE OUTPUT IS EITHER LOW OR HIGH. THIS OUTPUT STAYS LOW OR HIGH; TO CHANGE IT, THE CIRCUIT MUST BE DRIVEN BY AN INPUT CALLED A TRIGGER. UNTIL THE TRIGGER ARRIVES IT REMAINS LOW OR HIGH.

THE RS FLIP FLOP :




RS FLIP FLOP

R	S	Y
0	0	LAST VALUE
0	1	1
1	0	0
1	1	FORBIDDEN

THE OUTPUT ON EACH NOR GATE DRIVES ONE OF THE INPUTS ON THE OTHER NOR GATE. ALSO THE S AND R INPUTS ALLOW US TO SET OR RESET THE Y OUTPUT. IF $R=S=0$ THE OUTPUT REMAINS LATCHED OR STUCK IN ITS LAST STATE. THE CONTRADICTION* CONDITION OF R AND S BOTH HIGH AT THE SAME TIME IS FORBIDDEN.

* AFTER YOU LEAVE THE $R=S=1$ CONDITION YOU CAN NOT PREDICT THE FINAL STATE (11) OF Y.




SYMBOL. WE WILL USE FOR A R-S FLIP-FLOP.


1. $R=S=0$ MEANS THE Y OUTPUT REMAINS IN ITS LAST STATE INDEFINITELY BECAUSE OF THE INTERNAL LATCHING ACTION.
2. A HIGH S INPUT SETS THE Y OUTPUT TO A 1, UNLESS THIS OUTPUT IS ALREADY IN THE HIGH STATE. HERE THE OUTPUT REMAINS EVEN THOUGH THE S INPUT RETURNS TO THE LOW STATE.
3. A HIGH R INPUT RESETS THE Y OUTPUT TO A 0 UNLESS THE OUTPUT IS ALREADY LOW. THE Y OUTPUT THEN REMAINS IN THE LOW STATE EVEN THOUGH THE R INPUT GOES BACK TO THE LOW STATE.
4. HAVING BOTH R AND S HIGH AT THE SAME TIME IS FORBIDDEN BECAUSE IT IS THE STATE AT WHICH Y WILL BE LEFT AFTER R AND S ARE RETURNED TO LOW. (A RACE PROBLEM).

THE D-FLIP FLOP : GENERATING TWO SIGNALS TO DRIVE A F/F (THE R AND S SIGNALS) IS A DISADVANTAGE IN MANY APPLICATIONS, ALTHOUGH COMPOUNDED BY THE FACT THAT A FORBIDDEN CONDITION EXISTS. THIS CONDITION MAY OCCUR

FROM 7474 AND 7475. 442 LEAD TO THE OTHER
THAT OF THE D-TYPE F/F (7474 THAT
YOU WILL USE QUOTE OFTEN).



D-FLIP FLOP BUILT USING AN R-S F/F




USUAL LOGIC SYMBOL

CLK	D	Y	X = DONT CARE
0	X	LAST STATE	
1	1	1	
1	0	0	


REMEMBER IT STORES THE
VALUE OF D EXISTING WHEN
CLK GOES LOW. $\bar{Z}$

STORING 4-BITS:




(13)

7475 QUAD D-TYPE BISTABLE LATCH




QUAD D-TYPE BISTABLE LATCH.

YOU CAN ALSO PUT TOGETHER A POSITIVE
EDGE TRIGGERED FLIP FLOP.



POSITIVE EDGE TRIGGERED FLIP-FLOP

EXERCISE: FIND THE TRUTH TABLE FOR THE RS FLIPFLOP
BUILT USING 2 NAND GATES



(14)

