



INTERNATIONAL ATOMIC ENERGY AGENCY
UNITED NATIONS EDUCATIONAL, SCIENTIFIC AND CULTURAL ORGANIZATION
INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS
ICTP, P.O. BOX 586, 34100 TRIESTE, ITALY, CABLE: CENTRATOSI TRIESTE



H4.SMR. 403/27

FIFTH COLLEGE ON MICROPROCESSORS: TECHNOLOGY AND APPLICATIONS
IN PHYSICS

2 - 27 October 1989

Programmable Logic
Designing State Machines Using PALs: an Example

S. VENKATARAM
Microprocessors Laboratory, ICTP, Trieste, Italy

These notes are intended for internal distribution only.

①

DESIGN EXAMPLE:

DESIGN OF A SIMPLE COMBINATION LOCK

INTRODUCTION:

- WE HAVE TO BUILD AN ELECTRONIC COMBINATION LOCK.
- COMBINATION LOCKS COME IN TWO FLAVOURS, SERIAL COMBINATION & PARALLEL COMBINATION
- A SERIAL LOCK IS A DIAL TYPE: THE DIAL IS ROTATED TO THREE OR MORE PRESET NUMBERS IN SEQUENCE.
- ANY WRONG NUMBER REQUIRES ONE TO START AGAIN
- A PARALLEL COMBINATION LOCK IS LIKE A BICYCLE CHAIN LOCK WITH THREE OR FOUR DISK THAT MUST BE ROTATED TO THE CORRECT COMBINATION.
- EACH OF THE DISKS CAN BE ROTATED INDEPENDENTLY WITHOUT HAVING TO START ALL OVER IF THE COMBINATION IS WRONG.

STATING THE PROBLEM

- TO KEEP THE PROBLEM SIMPLE, WE DESIGN A SIMPLE SERIAL COMBINATION LOCK.
- WE ENTER THE COMBINATION IN BINARY FORM, ONE DIGIT AT A TIME.
- A WRONG DIGIT SHOULD ABORT THE WHOLE PROCEDURE, REQUIRING A SYSTEM RESET & A RESTART.

②

WE HAVE TO ASK SEVERAL QUESTIONS BEFORE DESIGNING THE ASM CHART, FOR INSTANCE WE CAN ASK.

(a) HOW MANY BIT COMBINATIONS SHOULD WE PROVIDE

(b) HOW IS THE DATA ENTERED?

(c) HOW DO WE RESET THE LOCK TO START A NEW SEQUENCE?

(d) HOW IS THE COMBINATION ENTERED, LEFT TO RIGHT OR RIGHT TO LEFT?

(e) HOW DO WE KNOW WE HAVE THE RIGHT COMBINATION OR AN ERROR STATE?

(f) WE MAY ANSWER THESE QUESTIONS AS FOLLOWS:

(a) WE CAN HAVE A MAXIMUM BIT COMBINATION OF 16 BITS. WE CAN VARY THE BIT COMBINATIONS FROM 0-16 TO KEEP THE DESIGN FLEXIBLE.

(b) BINARY DATA IS SET BY AN OPERATOR ON A TUMBLE SWITCH. THE OPERATOR WILL SIGNAL THAT THE SWITCH DATA IS READY BY PRESSING A PUSH BUTTON CALLED READ.

(c) WE WILL USE A RESET SWITCH / RESET PUSH BUTTON.

(d) WE ENTER DATA RIGHT TO LEFT

(28)

- (c) WE CAN SIGNAL THE RIGHT COMBINATION BY LIGHTING A LIGHT EMITTING DIODE (LED). WE KEEP QUIET DURING AN ERROR STATE, SO AS NOT TO GIVE THE PROGRAMMED COMBINATION AWAY.

WE DO NOT TELL SOMEONE WHO TRIES THE LOCK HOW MANY BITS TO ENTER, THEREFORE LETTING HIM ENTER 5, 6 OR MORE DIGITS. WE ADD A PUSH BUTTON CALLED 'TRY' TO TEST THE ENTERED COMBINATION.

IF THE 'TRY' BUTTON IS PUSHED BEFORE OR AFTER PROCESSING M COMBINATION DATA WE SHOULD TERMINATE THE OPERATION IN AN ERROR STATE.

FROM THE ABOVE ANSWERS WE MIGHT HAVE A FEW MORE QUESTIONS LIKE:

- (i) HOW IS A COMBINATION PROGRAMMED?
(ii) HOW DO WE SET M (≤ 16) COMBINATIONS BEFORE THE SYSTEM?

WE HAVE THE FOLLOWING ANSWERS:

- (i) WE SET THE COMBINATION THRU' 16 - TOGGLE SWITCHES AND USE A TABLE LOOK UP METHOD TO COMPARE THE COMBINATION BIT BY BIT AS THE DATA IS ENTERED.

(29)


- (ii) AS THE DATA IS BEING ENTERED, A COUNTER CAN BE INCREMENTED. THE COUNTER'S OUTPUTS CAN BE TESTED FOR THE TERMINAL COUNT OF M (≤ 16). AGAIN 'M' CAN BE PROGRAMMED THRU' TOGGLE SWITCHES.

BUILDING THE ALGORITHM

- THE RESET PUTS THE SYSTEM IN A KNOWN STATE REGARDLESS OF THE PRESENT STATE AND THE ASM CLOCK.
- IN OUR CASE IT IS AN ASYNCHRONOUS EVENT THAT PUTS OUR ASM IN AN INITIAL STATE: NOTHING NEEDS TO BE SAVED IN THE ASM.
- WE CHOOSE THE STATE VARIABLES TO BE ALL ZEROS IN THE INITIAL STATE AS THE DESTINATION OF THE ASYNCHRONOUS RESET.
- OUR MACHINE TESTS THE DATA ENTERED, BIT BY BIT. WE HAVE A COUNTER CALLED 'CNT' THAT
 - PRESENTS THE ADDRESS TO OUR LOOK-UP TABLE,
 - COUNTS THE NUMBER OF BITS OF DATA THAT HAS BEEN ENTERED.
- OUR MACHINE NEED NOT STORE ALL THE BITS THAT ARE ENTERED EXCEPT THE PRESENT BIT FOR COMPARING WITH THE TABLE. PREVIOUS VALUES CAN BE DISCARDED.

30

THE ASM CHART FOR THE SERIAL COMBINATION LOCK IS SHOWN BELOW:



31

WE TAKE THE MULTIPLEXER METHOD OF SYNTHESIS AND ARRANGE THE STATE TRANSITION DATA SULTABLY:

	PRESENT STATE	NEXT STATE C B A	CONDITION FOR ASM
0	INIT	LOOP 001	T
1	LOOP	LOOP 001 TEST 010 INCR 011 ERROR 101	$\overline{\text{TRY}} \cdot \overline{\text{READ}}$ $\overline{\text{TRY}} \cdot \text{READ} \cdot (\text{BIT} = \text{REF}(\text{CNT})) \cdot (\text{CNT} = \text{M})$ $\overline{\text{TRY}} \cdot \text{READ} \cdot (\text{BIT} = \text{REF}(\text{CNT})) \cdot (\text{CNT} = \text{M})$ $\text{TRY} + \overline{\text{TRY}} \cdot \text{READ} \cdot (\text{BIT} = \text{REF}(\text{CNT}))$ $= \text{TRY} + \text{READ} \cdot (\text{BIT} = \text{REF}(\text{CNT}))$
2	TEST	TEST 010 OK 100 ERROR 101	$\overline{\text{READ}} \cdot \overline{\text{TRY}}$ $\overline{\text{READ}} \cdot \text{TRY}$ READ
3	INCR	LOOP 001	T
4	OK	OK 100	T
5	ERROR	ERROR 101	T
	(END)	INIT 000	RESET (ASYNCHRONOUS)

REMARKS

- WE WISH THAT THE LOCK YIELD NO INFORMATION EXCEPT TURNING AN 'OPEN' LIGHT FOLLOWING A SUCCESSFUL TRY.
- IF THE MACHINE'S CLOCK IS FASTER THAN HUMAN REACTION, WE CAN AVOID 'HANDSHAKES' BETWEEN THE OPERATOR & THE MACHINE.
- THE 'TRY' AND 'READ' SIGNALS ARE DEBOUNCED PUSH-BUTTON SIGNALS. ALSO THEY ARE SYNCHRONISED

②
THE DATA-ENTRY SWITCH FOR THE LOCK MAY BE A PLAIN TOGGLE SWITCH.

THE 'OPEN' OUTPUT DRIVES AN LED WHEN PROPER CONDITIONS ARE MET.

THERE IS A BINARY COUNTER WITH OUTPUT 'CNT' TO CONTROL THE LOOP COUNT. A 74LS163 FOUR BIT PROGRAMMABLE BINARY COUNTER CAN BE USED FOR OUR PURPOSE. 'CNT' WILL THEN CONSIST OF 4-BITS CNT0-CNT3

AN EIGHT BIT OR 16 BIT MUX WITH OUTPUT 'REF(CNT)' WILL BE USED TO PROVIDE INDEXED TABLE LOOKUP FOR BIT COMBINATIONS. WE CAN USE 74LS151 OR 74LS154

THE 'CNT=M' BLOCK HAS INPUTS CNT AND M AND OUTPUT ('CNT=M') THAT DETERMINES THE TERMINAL COUNT. SINCE THE LOOP STARTS WITH A COUNT OF ZERO, 'M' MUST BE ONE LESS THAN THE NUMBER OF BITS IN THE COMBINATION. WE USE TOGGLE SWITCHES FOR 'M' AND A 74LS85 4-BIT MAGNITUDE COMPARATOR WITH 4-BIT INPUTS 'CNT' & 'M' & AN OUTPUT (CNT=M).

TABLE / GENERAL SIGNALS

CNT(CLR) = INIT

CNT(COUNT) = INCR

OPEN = OK.

③

INPUTS TO MULTIPLEXERS

SINCE WE HAVE '6' STATES WE NEED '3' FLIP FLOPS TO ENCODE THE STATES AND '3' MULTIPLEXERS AS INPUTS TO EACH OF THE FLIP-FLOPS. THE MULTIPLEXERS WILL HAVE '8' INPUTS.

THE EQUATION FOR THE INPUTS WILL BE:

$$\text{MUX A}(0) = T$$

$$\text{MUX A}(1) = \overline{\text{TRY}} \cdot \text{READ} + \text{TRY} \cdot \text{READ} \cdot (\text{BIT} = \text{REF}(\text{CNT})) \cdot (\text{CNT} = M) + \text{TRY} \cdot \text{READ} \cdot (\text{BIT} = \text{REF}(\text{CNT}))$$

$$\text{MUX A}(2) = \text{READ}$$

$$\text{MUX A}(3) = T$$

$$\text{MUX A}(4) = F$$

$$\text{MUX A}(5) = T$$

$$\text{MUX A}(6) = F$$

$$\text{MUX A}(7) = F$$

$$\text{MUX B}(0) = F$$

$$\text{MUX B}(1) = \overline{\text{TRY}} \cdot \text{READ} \cdot (\text{BIT} = \text{REF}(\text{CNT})) \cdot (\text{CNT} = M) + \text{TRY} \cdot \text{READ} \cdot (\text{BIT} = \text{REF}(\text{CNT})) \cdot (\text{CNT} = M)$$

$$\text{MUX B}(2) = \overline{\text{READ}} \cdot \overline{\text{TRY}}$$

$$\text{MUX B}(3) = F$$

$$\text{MUX B}(4) = F$$

$$\text{MUX B}(5) = F$$

$$\text{MUX B}(6) = F$$

$$\text{MUX B}(7) = F$$

34

$MUXC(0) = F$

$MUXC(1) = TRY + \overline{TRY} \cdot READ \cdot (BIT \neq REF(CNT))$

$MUXC(2) = FRY \cdot \overline{READ} + READ$

$MUXC(3) = F$

$MUXC(4) = T$

$MUXC(5) = F$



$MUXC(6) = F$

$MUXC(7) = F$


35

* ASYNCHRONOUS


* GIVES ONLY A SINGLE PULSE TO THE STATE MACHINE



(36)



THE STATE GENERATOR FOR THE LOCK



CONTROL INPUT

(37)

NEXT STATE	PRESENT STATE	CONDITION
LOOP	INIT LOOP INCR	T $\overline{\text{TRY}} \cdot \overline{\text{READ}}$ T
TEST	LOOP TEST	$\overline{\text{TRY}} \cdot \overline{\text{READ}} \cdot (\text{BIT} = \text{REF}(\text{CNT})) \cdot (\text{CNT} \neq 1)$ $\overline{\text{READ}} \cdot \overline{\text{TRY}}$
OK	TEST OK	$\overline{\text{READ}} \cdot \overline{\text{TRY}}$ T
ERROR	LOOP LOOP TEST ERROR	TRY $\overline{\text{TRY}} \cdot \overline{\text{READ}} \cdot (\text{BIT} = \text{REF}(\text{CNT}))$ READ T
INCR	LOOP	$\overline{\text{TRY}} \cdot \overline{\text{READ}} \cdot (\text{BIT} = \text{REF}(\text{CNT})) \cdot (\text{CNT} \neq 1)$
INIT	ANY	RESET.

(38)

IN THE ONE-HOT CONTROLLER METHOD OF IMPLEMENTING THE LOCK, THERE WILL BE '6' D-FLIP-FLOPS. THE 'D' INPUT OF THE FLIP-FLOPS WILL BE:
(USING THE TRANSITION DATA).

$$\text{NEXT_STATE_LOOP}(D) = \text{INIT} + \text{LOOP} \cdot \overline{\text{TRY}} \cdot \overline{\text{READ}} + \text{INCR}$$

$$\text{NEXT_STATE_TEST}(D) = \text{LOOP} \cdot \overline{\text{TRY}} \cdot \text{READ} \cdot (\text{BIT} = \text{REF}(\text{CNT})) \cdot (\text{CNT} = M) + \text{TEST} \cdot \overline{\text{READ}} \cdot \overline{\text{TRY}}$$


$$\text{NEXT_STATE_OK}(D) = \text{TEST} \cdot \overline{\text{READ}} \cdot \text{TRY} + \text{OK}$$

$$\text{NEXT_STATE_ERROR}(D) = \text{LOOP} \cdot \text{TRY} + \text{LOOP} \cdot \overline{\text{TRY}} \cdot \text{READ} \cdot (\text{BIT} = \text{REF}(\text{CNT})) \cdot (\text{CNT} = M) + \text{TEST} \cdot \text{READ} + \text{ERROR}$$

$$\text{NEXT_STATE_INCR}(D) = \text{LOOP} \cdot \overline{\text{TRY}} \cdot \text{READ} \cdot (\text{BIT} = \text{REF}(\text{CNT})) \cdot (\text{CNT} = M)$$

$$\text{NEXT_STATE_INIT}(D) = (\text{INIT} + \text{LOOP} + \text{TEST} + \text{OK} + \text{ERROR} + \text{INCR}) \cdot \text{RESET}$$

(39)



(4)

Name LOCK;
 Partno 12345;
 Date 12/10/89;
 Revision 00;
 Designer VENKA;
 Company MICROLAB;
 Assembly NIL;
 Location ICTP;

```

/*****
/*
/*
/*
/*****
/* Allowable Target Device Types: PAL20R6
/*****

```

/** Inputs **/

```

Pin 1 = CLOCK; /*
Pin 2 = RESET; /*
Pin 13 = !ENABLE; /*
Pin 3 = TRY; /*
Pin 4 = READ; /*
Pin 5 = BIT_EQ_REF; /*
Pin 6 = CNT_EQ_M; /*

```

/** Outputs **/

```

Pin 21 = INIT; /*
Pin 20 = LOOP; /*
Pin 19 = TEST; /*
Pin 18 = OK; /*
Pin 17 = ERRER; /*
Pin 16 = INCR; /*

```

/** Declarations and Intermediate Variable Definitions **/

```

INIT.D = RESET & (INIT # LOOP # TEST # OK # ERRER # INCR);

LOOP.D = !RESET & (INIT
# LOOP & !TRY & !READ
# INCR);

TEST.D = !RESET & (LOOP & !TRY & READ & BIT_EQ_REF & CNT_EQ_M
# TEST & !READ & !TRY);

OK.D = !RESET & (TEST & !READ & TRY
# OK);

ERRER.D = !RESET & (LOOP & TRY
# LOOP & !TRY & READ & !BIT_EQ_REF
# ERRER);

INCR.D = !RESET & (LOOP & !TRY & READ & BIT_EQ_REF & !CNT_EQ_M);

```

/** Logic Equations **/

(4)

LOCK
 CUPL 2.15b Serial# C-00002-198
 Device p20r6 Library BLID-h-24-10
 Created Thu Oct 12 18:02:07 1989
 Name LOCK
 Partno 12345
 Revision 00
 Date 12/10/89
 Designer VENKA
 Company MICROLAB
 Assembly NIL
 Location ICTP

Fuse Plot

```

Pin #22
0000 *****
0040 *****
0080 *****
0120 *****
0160 *****
0200 *****
0240 *****
0280 *****
0320 *****
Pin #21
0320 -----X-----X-----X-----X-----
0360 -----X-----X-----X-----X-----
0400 *****
0440 *****
0480 *****
0520 *****
0560 *****
0600 *****
Pin #20
0640 -----X-----X-----X-----X-----
0680 -----X-----X-----X-----X-----
0720 -----X-----X-----X-----X-----
0760 -----X-----X-----X-----X-----
0800 *****
0840 *****
0880 *****
0920 *****
Pin #19
0960 -----X-----X-----X-----X-----
1000 -----X-----X-----X-----X-----
1040 -----X-----X-----X-----X-----
1080 -----X-----X-----X-----X-----
1120 -----X-----X-----X-----X-----
1160 -----X-----X-----X-----X-----
1200 *****
1240 *****
Pin #18
1280 -----X-----X-----X-----X-----
1320 -----X-----X-----X-----X-----
1360 -----X-----X-----X-----X-----
1400 -----X-----X-----X-----X-----
1440 *****
1480 *****
1520 *****
1560 *****
Pin #17
1600 -----X-----X-----X-----X-----
1640 -----X-----X-----X-----X-----
1680 -----X-----X-----X-----X-----
1720 -----X-----X-----X-----X-----
1760 -----X-----X-----X-----X-----
1800 *****
1840 *****
1880 *****
Pin #16
1920 -----X-----X-----X-----X-----
1960 -----X-----X-----X-----X-----
2000 -----X-----X-----X-----X-----
2040 -----X-----X-----X-----X-----
2080 -----X-----X-----X-----X-----
2120 -----X-----X-----X-----X-----
2160 *****
2200 *****
Pin #15
2240 *****
2280 *****
2320 *****
2360 *****
2400 *****
2440 *****
2480 *****
2520 *****

```

Name LOCK;
 Partno 12345;
 Date 12/10/89;
 Revision 00;
 Designer VENKA;
 Company MICROLAB;
 Assembly NIL;
 Location ICTP;

ORDER: CLOCK, %2, RESET, %2, TRY, %2, READ, %2, BIT_EQ_REF, %2,
 CNT_EQ_M, %2, !ENABLE, %4, INIT, %2, LOOP, %2, TEST, %2,
 OK, %2, ERROR, %2, INCR;

VECTORS:

```

$MSG " C R T R B C I I L T O E I "
$MSG " L E R E I N E N O O E K R R "
$MSG " O S Y A T T N I O S R C "
$MSG " C E D : : A T P T E R "
$MSG " K T E E B R "
$MSG " : : Q Q L "
$MSG " : : E "
$MSG " R M "
$MSG " E "
$MSG " F "

```

```

$MSG "POWER ON RESET
P 1 X X X X 0 1 0 0 0 0 0
C 1 X X X X 0 H L L L L L
C 1 X X X X 0 H L L L L L
$MSG "CHANGE OF STATE FROM INIT TO LOOP
C 0 0 0 0 0 0 L H L L L L
C 0 0 0 0 0 0 L H L L L L
$MSG "LOOP TO ERROR
C 0 1 0 0 0 0 L L L L H L
$MSG "STAYS IN ERROR
C 0 0 0 0 0 0 L L L L H L
$MSG "TAKE EVASIVE ACTION CALLED RESET TO INIT
C 1 0 0 0 0 0 H L L L L L
$MSG "CHANGE STATE FROM INIT TO LOOP
C 0 0 0 0 0 0 L H L L L L
$MSG "CHANGE STATE TO INCR
C 0 0 1 1 0 0 L L L L L H
$MSG "CHANGE STATE TO LOOP
C 0 0 0 0 0 0 L H L L L L
$MSG "STATE CNG FROM LOOP TO ERROR ON BIT<REF
C 0 0 1 0 0 0 L L L L H L
$MSG "RESET TO GO TO INIT FROM ERROR
C 1 0 0 0 0 0 H L L L L L
$MSG "INIT TO LOOP
C 0 0 0 0 0 0 L H L L L L
$MSG "LOOP TO TEST
C 0 0 1 1 1 0 L L H L L L
$MSG "REMAIN IN STATE TEST
C 0 0 0 0 0 0 L L H L L L
$MSG "TEST TO ERROR STATE
C 0 0 1 0 0 0 L L L L H L
$MSG "COME OUT OF ERROR STATE TO INIT
C 1 0 0 0 0 0 H L L L L L
$MSG "PROCEDURE TO GO TO STATE TEST
C 0 0 0 0 0 0 L H L L L L
C 0 0 1 1 1 0 L L H L L L
$MSG "TEST TO STATE OK!
C 0 1 0 0 0 0 L L L H L L
$MSG "REMAIN IN STATE OK
C 0 0 0 0 0 0 L L L H L L
$MSG "RESET TO STATE INIT
C 1 0 0 0 0 0 H L L L L L

```

Chip Diagram

	LOCK	
CLOCK x---	1	24 ---x Vcc
RESET x---	2	23 ---x
TRY x---	3	22 ---x
READ x---	4	21 ---x INIT
BIT_EQ_REF x---	5	20 ---x LOOP
CNT_EQ_M x---	6	19 ---x TEST
x---	7	18 ---x OK
x---	8	17 ---x ERROR
x---	9	16 ---x INCR
x---	10	15 ---x
x---	11	14 ---x
GND x---	12	13 ---x !ENABLE

PART OF LOCK.DOC

AN OUTPUT OF CUPL SOFTWARE

OUTPUT OF THE SIMULATOR ON THE SCREEN

CSIM: CUPL Simulation Program
Version 2.15b Serial# 6-00002-198
Copyright (C) 1983,1987 Personal CAD Systems, Inc.

```
csima
C R T R B C ! I L T O R I
L E R E I N E N O E K R N
O S Y A T T N I O S R C
C E D ! ! A T P T R R
K T E E B R
      Q Q L
      R M E
      F
```

```
POWER ON RESET
0001: P 1 X X X X 0 1 0 0 0 0 0
0002: C 1 X X X X 0 H L L L L L
0003: C 1 X X X X 0 H L L L L L
CHANGE OF STATE FROM INIT TO LOOP
0004: C 0 0 0 0 0 0 L H L L L L
0005: C 0 0 0 0 0 0 L H L L L L
LOOP TO ERROR
0006: C 0 1 0 0 0 0 L L L L H L
STAYS IN ERROR
0007: C 0 0 0 0 0 0 L L L L H L
TAKE EVASIVE ACTION CALLED RESET TO INIT
0008: C 1 0 0 0 0 0 H L L L L L
CHANGE STATE FROM INIT TO LOOP
0009: C 0 0 0 0 0 0 L H L L L L
CHANGE STATE TO INCR
0010: C 0 0 1 1 0 0 L L L L L H
CHANGE STATE TO LOOP
0011: C 0 0 0 0 0 0 L H L L L L
STATE CNG FROM LOOP TO ERROR ON BIT<>REF
0012: C 0 0 1 0 0 0 L L L L H L
RESET TO GO TO INIT FROM ERROR
0013: C 1 0 0 0 0 0 H L L L L L
INIT TO LOOP
0014: C 0 0 0 0 0 0 L H L L L L
LOOP TO TEST
0015: C 0 0 1 1 0 0 L L H L L L
REMAIN IN STATE TEST
0016: C 0 0 0 0 0 0 L L H L L L
TEST TO ERROR STATE
0017: C 0 0 1 0 0 0 L L L L H L
COME OUT OF ERROR STATE TO INIT
0018: C 1 0 0 0 0 0 H L L L L L
PROCEDURE TO GO TO STATE TEST
0019: C 0 0 0 0 0 0 L H L L L L
0020: C 0 0 1 1 1 0 L L H L L L
TEST TO STATE OK!
0021: C 0 1 0 0 0 0 L L L H L L
REMAIN IN STATE OK
0022: C 0 0 0 0 0 0 L L L H L L
RESET TO STATE INIT
time: 12 secs
total time: 13 secs
```

C:\CUPL>

OUTPUT OF CUPL SOFTWARE LOCK.JED

CUPL 2.15b Serial# 6-00002-198
Device p20r6 Library DLIB-h-24-10
Created Thu Oct 12 18:02:07 1989
Name LOCK
Partno 12345
Revision 00
Date 12/10/89
Designer VENKA
Company MICROLAB
Assembly NIL
Location ICTP

```
*QP24
*QF2560
*QV22
*G0
*F0
*L0320 1111111111011101110111011101110
*L0352 1111111101111111111111111111111
*L0384 1111111111111000000000000000000
*L0640 1111011111101111111111111111111
*L0672 1111111111111101101111111111111
*L0704 1111110111111111111111111101110
*L0736 1111111111111011111111111101111
*L0768 1111111111111111111111111111111
*L0960 1111111101111111111111111111111
*L0992 1111111111111111111111111111111
*L1024 1111111111111111111111111101111
*L1056 1011111111111111111111111111111
*L1088 0111101111111111111111111111111
*L1120 1111011111111111111111111111111
*L1152 1111111011111111111111111111111
*L1184 1111111111111000000000000000000
*L1280 1111101111111111111111111101111
*L1312 1111111111111111111111111101110
*L1344 1111111111111111111111111101111
*L1376 1111111011111111111111111101111
*L1408 1111111111111111111111111111111
*L1600 1111101111110111111011111110111
*L1632 1111111111110111011111111111111
*L1664 1110111111111111111111111111110
*L1696 1110111111011111111111111111111
*L1728 1011111011111111111101111111111
*L1760 0111111111111111111111111111111
*L1792 1111111000000000000000000000000
*L1920 1111011111111111111111111111111
*L1952 1111111011111111111111111111111
*L1984 1111111111111111111111111101111
*L2016 1111111111111111111111111111111
*L2048 1111111011111111111111111111111
*L2080 1111111111111111111111111111111
*L2112 1111111111111111111111111111111
*L2144 1111111111111111111111111111111
*CYE12
```

```
*P 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
*V0001 P1XXXXXXXXXXNOXX000001XXN
*V0002 C1XXXXXXXXXXNOXXLLLLLHXXN
*V0003 C1XXXXXXXXXXNOXXLLLLLHXXN
*V0004 C00000XXXXXXNOXXLLLLLHXXN
*V0005 C00000XXXXXXNOXXLLLLLHXXN
*V0006 C01000XXXXXXNOXXLHLLLLXXN
*V0007 C00000XXXXXXNOXXLHLLLLXXN
*V0008 C10000XXXXXXNOXXLHLLLLXXN
*V0009 C00000XXXXXXNOXXLLLLLHXXN
*V0010 C00110XXXXXXNOXXLLLLLHXXN
*V0011 C00000XXXXXXNOXXLLLLLHXXN
*V0012 C00100XXXXXXNOXXLHLLLLXXN
*V0013 C10000XXXXXXNOXXLLLLLHXXN
*V0014 C00000XXXXXXNOXXLLLLLHXXN
*V0015 C00111XXXXXXNOXXLLLLLHXXN
*V0016 C00000XXXXXXNOXXLLLLLHXXN
*V0017 C00100XXXXXXNOXXLHLLLLXXN
*V0018 C10000XXXXXXNOXXLHLLLLXXN
*V0019 C00000XXXXXXNOXXLLLLLHXXN
*V0020 C00111XXXXXXNOXXLLLLLHXXN
*V0021 C01000XXXXXXNOXXLHLLLLXXN
*V0022 C00000XXXXXXNOXXLHLLLLXXN
```

