

INTERNATIONAL ATOMIC ETTREY AGENTY UNITED NATIONAL CENTRE FOR THEORETICAL PHYSICS LCIEP, PO. BOX 586, 34100 TRIESTE, ITALY, CAPIL CENTRATOM TRIESTE



H4.SMR. 403/28

FIFTH COLLEGE ON MICROPROCESSORS: TECHNOLOGY AND APPLICATIONS IN PHYSICS

2 - 27 October 1989

Other Microprocessors

D. CROSETTO
CERN, SPS Division, Geneva, Switzerland

These notes are intended for internal distribution only.

Avent propos:

Possibilities for these lectures:

Say nothing about all (Give a list and short description of many types of micros and give a brief description of their features)

8 Bits: 5080,8086,280,M6800,M6809,68008......

(You surely know some more)

16 Bits: \$1000,78000,M68000....

32 Bits: 80386,M68020,N


Specials: Transputer, Bit-Slices...

or . . .

Say all about almost nothing
 (Select 1 or 2 micros other than the M6809
 and explain their features in more detail)

Decided: Describe M68000 and M68020 and compare them to the M6809. Where do we need 18/32 bit machines and why

PROBLEM DEFINITION



- CISC ~ (105
- RISC
- CRISP
- DSP
- TRANSPUTER
- BIT CHICE
- GATE ARKHY
- CUSTOH VISI

- PARALLEL
 COMPUTER
 STRUCTURE
- METHODS OF CLASSIFICATIO
- INTERCOUNTED SYSTEM

HETHODS OF CLASSIFICATION

CONCEPTS:

Parallel processing is concurrent execution of multiple functions.

Concurrency implies concepts of:

-Parallelism: parallel events may occur in multiple resource:

- Simultane by seed a structure

Parallel computer systems may be divided into three architectural configurations.

Pipeline computers

Perform overlapped sompetations to exploit tous

Array processors

Uses multiple, synchronised aritmetic logic and


Hulliprocessor system

Achive asynchronous parallelism through a set

- Performance metrics
- Technological contributions
- Architectural methods
- Generation of computers (1-5) 1353-taber-
- Architectural descriptions
 - SISD : Single Instruction Stream, Single Data Stream
 - SIND: Single Instruction Stream, Hultiple Data Stream
 - MIMD: Multiple Instruction Stream, Hultiple Data Stream
 - MISD: Multiple Instruction Stream, Single Data Stream


- Interconnection techniques

BASIC "SISD" ARCHITECTURE



- One Stream of instructions, one stream of data
- Kest "normal" madines includes pipelined implem
- Eingle control Unit

BASIC "SIND" ARCHITECTURE




All "PE" Execute Instructions on data in own memory

- Early attempt at parallel processing ARRAY PROCESSING
- One instruction stream for all operations
- Maltiple data stream one for each FE
- Estial pertion of instruction stream executed only in muster


BASIC "HIND" ARCHITECTURE

(Hultiport)



- Each instruction stream has own data stream
- Hodel fit multiprocessor, multicomputer organizations
- Hemory can be shared or indipendent
- Tightly coupled (special purpose) and loosely coupled (general purpose marlines
- Interconnection methods:
 - Hultiport memory
- Regular conn. system
- Busing schemes
- Cross bar switch

HYPOTHETICAL "HISD" ARCHITECTURE



Each PE operates on date and passes it an

- Multiple sets of instructions to execute
- Single stream of data
- 110 rest processor of this type Knowin

INTERCONNECTION SYSTEMS

Switching systems: multiple simultineous transfe

- BUS system
- Crossbar switch
- Omega network (Haltiport)

Shared resources: 05 driven

- Shared memory

Regular, structured interconnection: message passing sqs

- Hypercube structures
- Tree connected machines
- 2-D grid

Assuming to have a problem to solve that requires more computing power and I/O then any MP or MC existing on the market.

Which Parallel Processing Architecture do we choose?

Is there the possibility to design an architecture flexible enough that can solve efficiently all types of applications? (I/O, matrix calculation, Filters, Real-time, rector proc., many data-little process, a let of process on few data, programmable interconnection configurable as three, matrix, etc. tigtly or lessely coupled.

If such a super computer that will solve all types of problems will ever be build, the ratio cost/pertermonic will certainly be very high and for some specific applications the efficiency and the facility to use it could not be the best

- Start from the Problem Definition
- Define the best Architecture
- Select the tools (Opera Bus,
 Operating, System, Languages, Phys
- Select the best and (more suitable to the application most advanced technology

 (MP, FISIC, VLSI, MC, etc)


After performance comparison with other components it will become clearer why the DSP is more suitable for several types of applications.

The basic elements of a real-time processor are:

- ALU (one or more for Addr. and Deta)
- (Floating Point Unit)
- Control Unit
- Program RAM or ROM
- Data RAM
- Parallel NO Controller
- Serial NO Controller
- Intertain

There are several ways to realize a concurrent system of many basic element described above, each one having a different throughput, privileging in one case one aspect respect to another

Differences on performance respect to a basic system that make use of DSP



MICROCONTROLLERS < > DSP

- A "microcontroller" contains all the necessary components of a complete system on one piece of silicon (E.g. Intel 8051, Motorola MC6804, MC6805, MC68HC11, etc.)
- Less performance than a DSP
- 4, 8, 16-bit
- instruction set more like CISC processor (using more then one cycle per instruction)
- some extra programmable peripherels en chip, like A/D converters are not available on DSP.
- Is not designed to build concurrent systems but for economical applications in embedded systems where is necessary only to have the capability of one of the most common 8-bit or 16-bit microprocessor instruction sets.

Applications:

- industrial control
- device controller (printers, plotters, etc.)
- in an array of front end processors in a High Energy Physics Experiment for slow calculations
- DSP is replacing to this component in the most sophisticated applications where speed is an important factor.

TRANSPUTER < > DSP

- A Transputer contains in a single chip:
 - an integer processor
 - a Floating Point Unit
 - 4 Kbyte of memory
 - 4 high speed serial links (20 Mbit/sec)
- Transputer is designed as a programmable component to implement a system with much higher degree of concurrency then is currently common.
- The Transputer, together with the formal rules of Occam, provides the design methodology for this family of concurrent systems.
- Special instructions divide the processor time between the concurrent processes and perform interprocess communication
- In addition the transputer is designed so that its standard behavior corresponds to the formal model of a process.
 As a consequence it is possible to program systems containing multiple interconnected transputers in which each transputer implements a set of processes.
- Since a program is defined as a set of processes, it can be mapped onto such a system in a variety of ways, for example to minimize cost or to optimize throughput, or to maximize the responsiveness to specific events.
- The architecture should give the possibility to span the range of application from microcontrollers to supercomputers

ADVANTAGES AND DISADVANTAGES:

- It is easier to build concurrent systems because of the good coordination between hardware and software (Occam)
- Easier to transport software on different concurrent systems with different number of transputers.
- Good concurrency, and good flexibility, but the throughput respect to another architecture that makes use of DSP for a more specialized application has to be verified.
- The time required for a multiplication is 500 asset average for T800 (~ 2 usec for a T414). Most DSP's do it in one cycle (75 to 200 nsec), the same is true for the division and for the floating point operations.
- The performance of a Transputer begins to drop noticeably as soon as the on-chip memory is too small to hold all the frequently accessed data. And its premise that the world is process-shaped rather than procedure-shaped may well be true, but the majority of available software doesn't reflect that belief.
- on the contrary the DSP don't have special signals or instructions foreseen to implement a concurrent system with message passing.

RISC < > DSP

- Deeper investigation is merited by the RISC architecture because it is the most innovative and is based on concepts that are attractive for applications in: workstations, superminis and also as embedded controllers.
- From the initial simple concepts of a register-intensive cpu design from Seymour Cray in 1960 to the modern notion of RISC architectures emerged from John Cocke's project at IBM in 1970.
- Cocke's team goal was to design the best CPU architecture for an optimizing compiler
- the machine should be register-to-register with only load and store accessing the memory.
- the architecture eliminated microcode and microse- quencers in favor of simple, hardwired, pipelined, one-instruction-per cycle CPU design.
- RISC technology created an almost insatiable demand for memory speed. The answer to the problem come with high performance memory hierarchy, including general purpose registers and cache memories.
- the instruction set is regular and simple with few addressing modes: indexed and PC-relative.

There are then some RISC variations from these common theme.

- IBM 1975 with 801 minicomputer
- BERKELEY 1980 with RISC I and RISC II
- STANFORD 1981 with MIPS (Microprocessor Without Interlocked Pipeline Stages)
- IBM and Stanford pushed the state of art in Compiler Technology to maximize the use of registers.
 - the key idea is to expose in the instruction set all the processor activity
 that could effect performance. This philosophy, coupled with the
 concept of a streamlined instruction set, allows a shift of functions
 from hardware to software.
 - Hennessy's team at Stanford recognized that with a clever establer, interlocking the pipeline wasn't necessary. The complete disply had to make sure that the instruction directly after the LOAD didn't use the new data.
- The BERKELEY team did not include compiler experts, so a hardware solution was implemented to keep operand in registers.
 - to optimize the task switching time they have defined many sets or windows of registers (global and local) so that registers would not have to be saved on every procedure call. The disadvantage of register windows is that they use more chip area.
- As Compiler Technology improves and sufficiently fast processors become available, there should be decreasing necessity to program in assembly language.

Each vendor has had to improve some characteristics to translate the University design into workstations products.

SUN Microsystems adopted some ideas of Patterson's work at Berkeley and designed a system that should be portable between implementation technologies (CMOS, ECL, etc.) calling it SPARC (Scalable Processor Architecture).

Customers are looking at SPARC as an instruction-set definition, with many implementations available.

- MIPS Computer System turned Stanford team's effort into a product. They retained the Stanford design's delayed load and branches, and focused on a single highspeed implementation rather than scalability.
- The MIPS designers felt strongly that the key to performance was the ability of the compiler to manage CPU pipeline during floating point as well as integer operations. The floating point unit must understand the state of the integer unit's pipeline at all times (R3000, R3010)

The Fairchild team did not attempt to reimplement either research chip.

The Fairchild Clipper now available from Intergraph Advanced Processor Division, was the first microprocessor design to recognize the growing memory bandwidth.

Their solution was to separate the relentless demand of instruction fetches Load/Store activity by providing separate instruction and data buses.

The Clipper supports the dual busses with a pair of integrated caches and memory management chips.

The MC88000 from Motorola appears to be a blend of the purity of MIPS' CPU concepts and the innovations of Clipper's bus architecture.

It follows the dogma of simple, one-cycle, fixed-length instructions and load/store architecture.

Like Clipper, the MC88000 is a dual bus, threechip layout (HCMOS). All the execution units work over the same two source buses and a single destination bus.

The most important characteristics of the MC88000 may be the system's ability to incorporate new, specialized execution units. That starts to make room for some really interesting special purpose units, like vector processors or graphic engines.

- MIPS, Intergraph and Motorola all have taken different architectural approaches to a common goal:

A FAST UNIX WORKSTATION

Chip vendors, with characteristic optimism, are already discussing coprocessors for signal processing, message handling and graphics.


This time the breakthrough could come in multiprocessing, and again it could be led by software.

Just as RISC Technology will let Compilers make CPU pipeline more efficient, perhaps a new technology will let compilers make a cluster of CPU more efficient.

ATION APPEARS
The company's port of Unix in-

The first Unix workstation | technology to the workstation envibased on the Motorola 88000 RISC processor has arrived from Opus Systems. The Personal Mainframe Series 8000 is a 17-MIPS machine featuring a dual-processor architecture that pairs the RISC chip with an 80386 I/O subsystem.

The machine brings mainframe



ronment, thanks to its I/O subsystem designed by Everex Systems. The subsystem is a dedicated I/O processor capable of simultaneously running Unix and MS-DOS. Opus Systems' 88000-based CPU board handles all system functions.

An important benefit of using the 88000 processor is full binary compatibility with other 88000 Unix systems and products. Motorola's Binary Compatibility Standard provides a low-level specification for intersetion with the Unix kernel for all applications running 88000-based Unix. Many vendors, including Opus Systems, have agreed to support this standard. As a result, applications running on the Opus machine will be assured of running on any BCS-complient 88000-based Unix system, and

cludes all commands, utilities, and other programs that are part of the standard AT & T release, as well as the portable C compiler and an ANSI-standard Fortran 77.

The system, which is the first product of a strategic alliance between Opus Systems and Everex Systems, will be marketed separately by the two companies. Prices for Opus' Personal Mainframe Series 8000 machine start at \$0005, and shipments begin during the second quarter. Everex Systems has yet to announce its pricing structure for its

Opus Systems, 20863 Stevens Creek, Building 400, Cupertino, CA 95014; (408) 446-8110. CIRCLE 323 Everen Systems Inc., 18431 Milmont Dr., Fremont, CA 94538; (415) 498-1111.

Other RISC's vendors:

-ACORN VL86C010

tech. VLSI Technology - Sanyo

- INTEL: 80960 (for embedded applications)

- AMD: 29000 Family

- HARRIS: TRX2000 (high integrated FORTH executing microcontroller

BERKLEY Univ:

SUN

SPARC

STANFORD

MIPS Comp. Sys.

MIPS (Microp.

Without Int. Pip.)

Second Sources

- FUJITSU 1.3um 25MHz
- Bipolar Integrated **Technology**

Vendor:

Type:

- Cypress .8um 33MHz

- LSI Logic .9um 25 MHz
 - Performance Semicond. .8um 25MHz
 - Device Technology

Competitors recognize as long-term microprocessors innovators:

MOTOROLA, INTEL, AMD

CISC < > DSP

- CISC (Complex Instruction Set Computer) architecture use a large amount of hardware complexity to provide high degree of instruction set capability.
 - They are characterized by a large instruction set with some very complex instructions.
 - The length and execution time of instruction is different from one another. Instructions can manipulate bit, byte, word and long word
 - The dynamic bus interface attows for simple, highly efficient access to devices of different data bus width.
 - The latest components of this technology support, directly via BUS Monitoring, Multimaster and Multiprocessor applications.

Advantages and Disadvantages

- Some instructions needs more then 50 cycles to be executed. However it does have control lines to support a multiprocessing environment and is connectable to different bus width devices. On the other hand, DSP executes most instructions in one cycle.

Benchmark analysis of CISC, RISC, DSP and Transputer instruction sets measured in MIPS cannot be used to make a meaningful comparison of performance, particularly between machines with different architectures.

Each MIPS unit should be multiplied by a normalizing factor that reflects overall system performance.

The real comparison between one component to the other in a particular task, is the time required to execute that particular task.

- RISC and CISC may become more alike in the future. RISC is a technology, a philosophy of design, not a product.

Some design techniques that have been applied to RISC machine can be applied to CISC architecture to improve performance.

- An example is the National Semiconductor 32532 general purpose processor which incorporates many RISC features. It has:
 - on-chip data and instruction caches
 - direct-mapped caches for stack access
 - pipelining and branch-prediction logic
 - it uses microcode (not used in RISC) for only the most complex instructions and hardwired logic elsewhere.

Processors like the 32532 with Intel 80486 and Motorola 68040 (expected next year), incorporate more RISC-like features to push the number of cycles for most of the instructions below 2.

These new features will probably characterize the new type of processor as:

CRISP

(Complexity-Reduced Instruction Set Processor)

to think how one component will fit better than another.

- An investigation must certainly include the component instruction set, speed and internal architecture that is best suitable for the application algorithms or for the needs of the more general project.
- More decisive in determining the overall throughput in a project, can be the harmonious interaction and intercommunication of the various components rather then the speed of any one single component.
- Thus the real effort in designing a specific application or project should be based on defining

"THE MULTIPROCESSING ARCHITECTURE"

for the best performance solution to the application or project.

1B - CMOS/HCMOS overview

Currently available products;

8HC04J2 8HC04J3 8HC04P3 8HC04P4 46805E2 46805G2 468706G2		1.7 3.7 0.0 2.0	20 20 28 28 28 40 40 40	12 12 20 20 16 32 32 32	Low cost, 2V operation Lew cost, 2V operation Lew cost, 2V operation Lew cost, 2V operation BK external address range EPROM
8HC04P3 8HC04P4 46806E2 46806Q2	124 156 112 112	1.7 3.7 0.0 2.0 2.0	28 28 40 40	20 20 16 32 32	Lew east, 2V operation Lew east, 2V operation 8K external address range
8HC04P4 46806E2 46806G2	158 112 112	3.7 0.0 2.0 2.0	28 40 40	20 16 32 32	Lew quet, 2V operation BK external address range
8HC04P4 46806E2 46806G2	112	0.0 2.0 2.0	40	16 32 32	8K external address range
46806G2	112	2.0 2.0	40	32 32	•
		2.0 1.1		32	EPROM
466706Q2 4666Q7]	112	1.1	40		SPROM
	£	-	1	20 80	PROM
		ं - स्ट्राइड ं - क्यांबड	454 N.S	_	
3 179		्र करण हो। इ.स.च्या	AND THE RESERVE	# 2.0 € .ed	The second secon
1			100 Per		The Astronomy
		. de	And the second		
			4	× 4	
	Z ₂	6	T.		
	14 2	100 m	e e de Nome of the	*	
	2		6012	Contract of	
		To a start			

SHORRE	4 176	4.1	-	₩1	Section 2017 State State Street, Street, or, order
ISHC0508	176	7.7	48/44	8 1	AGE, GPE, 16-bit timer with 1 MP cop., 1 O/P comp.
MCARA	4 174		82	48	50PP(0M (MK + 2008), 00L 8 sh. 8-kt A/D,
		V.V			8 (d. 6-bit PLM, underlage, 18-bit timer with 2 iff esp., 2 GeP escap.
MHC11AB	254	8.0	62/48	30/34	\$138 SEPROM BOL BPL 8 ds. 8-46 AO.
					10-bit finde with 5 IP cap., 5 GP camp.
		0.0	E9/48	\$0/14	As 001001 (AB but suffrant (1018)
	18HC18G8 18HC11A8 18HC11A8	ISHC0808 176 ISHC80886 178	ISHC0000 176 7.7 ISHC00000 170 8.9 ISHC11A8 288 8.0 ISHC11A1 386 0.9 ISHC11A0 388 0.0	ISHC0808 176 7.7 48/44 ISHC00806 176 8.9 82 ISHC11A8 286 8.0 52/48 ISHC11A1 886 0.0 52/48 ISHC11A1 886 0.0 52/48	SENCOSCO 176 7.7 48/44 81 SENCOSCO 176 5.8 82 48 SENCO11A8 256 8.0 52/46 38/34 SENCO11A1 256 0.0 52/48 20/16 SENCO11A0 268 0.0 52/48 20/16

COP = Computer Operating Properly

SPI a serial peripheral interlace (synchronous)

I/P cap. = input cepture register
O/P comp. = output certaine register
PLM = pulse length medulation

1C - HCMOS plans

Products due to be introduced during 1988;

Device	RAM Bytes	ROM K bytes		NO	Special features
MC68HC704P4	156	3.7	28	20	EPROM, low cost, 2V operation
MC68HC705CE	176	7.7	40/44	31	EPROM, SCI, SPI, 16-bit timer with 1 VP cap., 1 O/P come.
MC68HC05C9	384	15.7	40/44	31	SCI, SPI, 16-bit timer with 1 I/P cap., 1 O/P comp.
MC88HC05L6	174	€.0	88	58	56-segment LCD driver, 861, 16-bit timer with 1 bP cash, 1 CuP driver,
MORRHORINA	180	4.1	52/44	46/01	or of the first the state of the
***************************************	1	1	40/44 40/44	#	
MODERCOURS	176	1.0	65	42	
MC66HC06B4	176	4.0	52	42	BOL & dr. 8-66 AGLS dr. 8-bit PLM, Stepholog. 18-bit Winer with 2 IP cop., 2 CVP spring.
MC68HC11E9	\$12	12.0	52/48	38/34	S195 (SPROM, SCI, SPI, 8 ch. 94); A/O, 1640; timer with 3/4 I/P cep., 3/4 (SIP esmp., west-base, periodic let., 9-bit public consumulator
MOSHC11E1	512	0.0	52/49	20/10	As 90HO11E9 but without ROS
MOSSING11E0	612	0.0	62/48	20/16	
MOSSHOS11E	2 912	2.0	\$2/48	20/16	As CONCITED but with SK SEPTEMA, NO FIGH

As the MCU guide is only updated once per year it is not possible to include the exact introduction dates. These can be obtained from your product marketer or a separate product introduction list.

serial peripheral interface (synchronous)

SPI SCI serial communications interface (asynchronous)

input capture register VP cap. output compare register O/P comp. = pulse length modulation PLM

MOTOROLA

MC28HC14	256-BYTE EEPROM IN 8-PIN DIP
MC14021	8-BIT INPUT PORT
MC74HC165	8-BIT INPUT PORT
MC74L8165	6-BIT INPUT PORT
MC74HC595	8-BIT OUTPUT PORT
MC74L8673	16-BIT OUTPUT PORT
MC144115	16 SEGMENT NON-MUXED LCD DRIVER
MC144117	4 DIGIT LCD DRIVER (X2 MUX)
MC14549	AO CONVERTER SUCCESSIVE APPROXIMATION REGISTER
MC14550	AO CONNECTA SUCCESSIVE APPROXIMATION REQUITER
MC14480	
MC144118	the second of the second secon
100144111	
Grands	The contraction of the contracti
NAME OF TAXABLE PARTY.	April 1 march
MOIARISS	PLL 14-BIT PROS. SIN-BY-H GOSHINGH (FANIGE - 5 TO 1000)
MCHARIS	PLL 7-8/17/10-8/17 PROG. DIV-8Y-N COUNTERS
MC148187	PLL DUAL 14 BIT PROB. DIV-BY-N COUNTERS
MC146188	(ANNE - 870 1888)
	PLL 14-BIT/10-BIT PROG. DW-BY-N COUNTERS
M0140180	FANCE = \$70 1638 AND \$70 1689
	PLL 14-BIT/10BIT/7-BIT PROG. DIV-BY-N COUNTERS
MC14646	(FANCE 3 TO 1656 AND 16 TO 1656 AND 1 TO 167)
AND I TOTAL	LCD DAIVER (39 NON-MUXED SEGMENTS)
	(4 1/2 DIGITS BY 7-BEGMENTS MAY BE PARALLED FOR MORE DIGITS)

RCA

CD P66HC66A 1	10-BIT A/D CONVERTER
CDP66HC66R1	128 X S-BIT STATIC RAM
CDPSSHCSSR2	258 X 8-BIT STATIC RAM
CDP68HC68T1	REAL TIME CLOCK


SIGNETICS


•	PCx2100	40 SEGMENT LCD DUPLEX DRIVER
•	PCx2110	60 SEGMENT LCD DUPLEX DRIVER
•	PCx2111	64 SEGMENT LCD DUPLEX DRIVER
•	PCx2112	32 SEGMENT LCD STATIC DRIVER
	PCx2311	DTMF GENERATOR WITH PARALLEL INPUTS
	PCx3312	DTMF GENERATOR WITH 1 ** C BUS INPUTS
	PCx6570A	256 X 8 STATRRIC RAM
	PQ::8571	128 X 8 STATRRIC RAM
	POMB75	CLOCK / TIMER
	POIG174	S-BIT REMOTE VO EXPANDER
	POMER	1:4 MUX LCD DRIVER
	PGuil-101	S-BIT, 4-CHANNEL AC CONTESTER MID A BAN CONVERTER
•		PLL TUNOIS CONTRACTOR OF THE PARTY OF THE PA
•		as at the same of
•		10 market and the second secon
٠		
•	SAATUS	FLOURESCHIFF BIRELY BOWGS
	8AA1300	SWITCHING CINCLIFF
٠	8AA3019	CLOOK / TIMER
	8AA3028	VR TRAMBCOOR
•	8AB3013	HEX 6-8/T D/A CONVERTER
	8AB303\$	FLL DIGITAL TUNING CIRCUIT WITH 8 DIA CONVERTIME
	\$AB3036	FLL DIGITAL TUNING CIRCUIT
	BAB3 037	FLL DIGITAL TUNING CIRCUIT WITH 4 DIA CONVERTERS
	BAA5240	TELETEXT CONTROLLER CHIP - GGS LINE SYSTEM
	TDA3820	DIGITAL STEREO SOUND CONTROL IC
	TEAGOOD	MUSTI: FM/F SYSTEM
٠	TDA1634A	14-BIT A/D CONVERTER - SERIAL OUTPUT
•	TDA1640P, D	14-BIT A/D CONVERTER - SERIAL INPUT
•	NE6036	6-BIT A/D CONVERTER - SERIAL OUTPUT

^{* --} REQUIRES AN EXTRA ENABLE LINE ABOVE PARTS, EXCEPT THE PCx8591 AND TEA8000, ARE AVAILABLE TODAY



UCN4810/8810 SERIES UAA2022/2023 POWER DRIVING OUTPUT PORTS 16-BIT POWER OUTPUT PORT





CPU

TAO ACCUMULATOR
TXO INDEX REGISTER X

TYO INDEX REGISTER Y

PROGRAM COUNTER

C Z NORMAL FLAGS

NTEARUPT FLAGS

PRO A SH

MOSHC04

68HC04

HCMOS Technology
64-156 Bytes RAM
1-4K Bytes ROM
4K Bytes EPROM Version
20 & 28 PIN Packages - DIL & PLCC
Low-Power Stop & Wait Modes
Self-Test
Serial Address & Data Buses (for small die size)
Parallel 8-Bit Peripheral Interface
Similarity to 6800/6805 Software

M66HC64



INSTRUCTION SET

Indexed addressing

Power saving - stop and wait

True bit manipulation - bit set, clear, test

Move immediate

Arithmetic and logical intructions

68HC05L

(6K - 12K)

8K

68HC05C

(200 - 1000)

MEMORY

68HC05B

(4K - 6K)

68HC05M


(410)

4K

68HC05N

(214 - 410)

CPU



12* 0000011 STACK POINTER

> HINZO CONDITION CODES


CPU

MINICOS

2K

ON CHIP SYSTEMS

68HC06 GENERAL BLOCK DIAGRAM



MOSHO 65



INSTRUCTION SET

Multiply *

Indexed addressing

Power saving - stop and wait

True bit manipulation - bit set, clear, test

Int. pin test

Arithmetic and logical instructions

RE & SH

16K

ADDRESS AND DATA BUS

Internal only, NOT expandable

0 to 2.1 MHz bus speed, up to 4.2 MHz as option


Address range up to 16K implemented,


architectural limit 64K


70 6 W

MOSHCOS

M68HC05 MEMORY MAP








RE & SH

В D **ACCUMULATOR** 15 IX INDEX REGISTER X 15 IY INDEX REGISTER Y 15 SP STACK POINTER 15 PC PROGRAM COUNTER SXHINZVC CONDITION CODES

RB & SH

M68HC11

63HC11A/E BLOCK DIAGRAM



M68HC11



INSTRUCTION SET


Divide and Multiply / *

16 bit compare, exchange, arithmetic, load/store
Power saving - stop and wait

Multiple bit manipulation - set, clear, test

"C" compiler

INPUT CAPTURE





COUNTER CAPTURE RAM

0006

0009

0005

0006

0009

PULSE LENGTH - CAPTURE - RAM - 9 -6 - 3

INCOMING PULSE

IMPUT CAPTURE




XXXX

XXXX

XXXX 0006

0006

... 0006



OUTPUT COMPARE



M68HC11






M68HC11




OUTPUT COMPARE


INPUT WAVEFORM INPUT CAPTURE



system:

OUTPUT A 3 µS PULSE IN 10 µS FROM NOW





^{*} Preprogrammable to Input Capture

PERIODIC INTERRUPT:

Software programmable for (@ 2 MHz bus); 4.10 mS, 8.19 mS, 16.38 mS, 32.77 mS int. rate

WATCHDOG:


Software programmable for (@ 2 MHz bus); 16.38 mS, 65.54 mS, 262.14 mS, 1.05 S int. rate



LOCALIDA (



INPUT / OUTPUT PORTS




ANALOGUE TO DIGITAL CONVERTER

Successive approximation with capacitive ladder


8 (4) analogue input channels

8 bit resolution, max. total error +/- 1 LSB

4 result registers



ANALOGUE TO DIGITAL CONVENTAL



68HC11 EMULATION SUPPORT

- Very low cost with evaluation board, EVB
- o Low cost evaluation module, EVM
- o Full feature emulation with HD\$300 plus personality
- o Third party emulation suppliers
- o 68HC611 and 69H0711 versions



MORNICHT


LITERATURE SUPPORT


- * 68HC11AB DATA BOOK
- 68HC11A8 PROGRAMMENS' AGPENSAGE MARSIAL
- * 68HC11A8 PROGRANNERS' PEPERENCE GUIDE
- * 68HC11 COOL AND POWERFUL BROCHURE
- 68HC24 DATA SHEET
- 68HC11 EVB BROCHURE
- * 68HG11 EVM BŘISCHURE
- . HD\$500 \$ROCHURE
- THIRD PARTY SOFTWARE SUPPORT INFO SHEET
- * THIRD PARTY HARDWARE SUPPORT INFO SHÉËT


JUSTOMER SPECIFIC VERSIONS

o make a specific design based on Motorola ASIC standard cell or gate array products. The 68HC05 CPU and a number of the peripheral functions are available in the standard cell library. This makes it possible to design a 68HC05 based MCL exactly to your requirements.


For larger systems it may be more effective to use a standard MCU with an expansion rus such as the MC68HC11A1, and an ASIC product for all the special functions that are not available on the MCU. This option makes it also easy to use inexpensive external memory for large programs.







the following diagram shows a possible MCU based application to ilustrate some the additional components that may be used with the MCU.



ļ.