



INTERNATIONAL ATOMIC ENERGY AGENCY  
UNITED NATIONS EDUCATIONAL, SCIENTIFIC AND CULTURAL ORGANIZATION  
**INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS**  
I.C.T.P., P.O. BOX 586, 34100 TRIESTE, ITALY, CABLE: CENTRATOM TRIESTE



H4.SMR. 403/28

FIFTH COLLEGE ON MICROPROCESSORS: TECHNOLOGY AND APPLICATIONS  
IN PHYSICS

2 - 27 October 1989

**Other Microprocessors**

**D. CROSETTO**  
**CERN, SPS Division, Geneva, Switzerland**

These notes are intended for internal distribution only.

# PROBLEM DEFINITION

## Avent propos:

Possibilities for these lectures:

- Say nothing about all  
(Give a list and short description of many types of micros and give a brief description of their features)

8 Bits: 8080, 8086, Z80, M6800, M6809, 68008.....  
(You surely know some more)

16 Bits: 8086, Z8000, M68000....


32 Bits: 80386, M68020, N

Specials: Transputer, Bit-Slices...

or ...

- Say all about almost nothing  
(Select 1 or 2 micros other than the M6809 and explain their features in more detail)

**Decided:** Describe M68000 and M68020 and compare them to the M6809. Where do we need 16/32 bit machines and why



Which microprocessor is the best?

- MICROCONTROLLER
- CISC ← 6809
- RISC
- CRISP
- DSP
- TRANSPUTER
- BIT SLICE
- GATE ARRAY
- CUSTOM VLSI

Which architecture is the best?

- CONCEPTS
- PARALLEL COMPUTER STRUCTURE
- METHODS OF CLASSIFICATION
- INTERCONNECTED SYSTEM

## CONCEPTS:

Parallel processing is concurrent execution of multiple functions.

Concurrency implies concepts of:

- Parallelism: parallel events may occur in multiple resources
- Simultaneity: events in different order of

## COMPUTER STRUCTURE

Parallel computer systems may be divided into three architectural configurations:

### • Pipeline computers

Perform overlapped computations to exploit temporal parallelism

### Array processors

Uses multiple, synchronized arithmetic logic unit to achieve spatial parallelism

### Multi-processor system

Achieve asynchronous parallelism through a set of processors with shared resources such as

## METHODS OF CLASSIFICATION

- Performance metrics
- Technological contributions

### - Architectural methods

### - Generation of computers (1-5)


1953 - tubes - vi

### - Architectural descriptions

- SISD: Single Instruction Stream, Single Data Stream
- SIMD: Single Instruction Stream, Multiple Data Stream
- MIMD: Multiple Instruction Stream, Multiple Data Stream
- MISD: Multiple Instruction Stream, Single Data Stream

### - Interconnection techniques


# BASIC "SISD" ARCHITECTURE



- One stream of instructions, one stream of data
- Most "normal" machines includes pipelined implm.
- Single control unit

4

# BASIC "SIMD" ARCHITECTURE



PE = Processing Element


All "PE" Execute Instructions on data in own memory

- Early attempt at parallel processing - ARRAY PROCESSING
- One instruction stream for all operations
- Multiple data streams: one for each PE
- Serial portion of instruction stream executed only by master

1 0 1 0 1 0 1 0 1 0


# BASIC "MIMD" ARCHITECTURE

(Multiport)



- Instruction partitioned into independent streams
- Each instruction stream has own data stream
- Model fit multiprocessor, multicomputer organizations
- Memory can be shared or independent
- Tightly coupled (special purpose) and loosely coupled (general purpose machines)
- Interconnection methods:
  - Multiport memory
  - Regular conn. system
  - Busing schemes
  - Cross bar switch

# HYPOTHETICAL "MISD" ARCHITECTURE



Each PE operates on data and passes it on

- Multiple sets of instructions to execute
- Single stream of data
- No real processor of this type known

# INTERCONNECTION SYSTEMS

Switching systems: multiple simultaneous transfer

- BUS system
- Crossbar switch
- Omega network (Multiport)

Shared resources: OS driven

- Shared memory

Regular, structured interconnection:  
message passing sys

- Hypercube structures
- Tree connected machines
- 2-D grid

- Assuming to have a problem to solve that requires more computing power and I/O than any  $\mu P$  or  $\mu C$  existing on the market.

Which Parallel Processing Architecture do we choose?

Is there the possibility to design an architecture flexible enough that can solve efficiently all types of applications? (I/O, matrix calculation, Filters, Real-time, vector proc., many data - little process, a lot of process on few data, programmable interconnection configurable as tree, matrix, etc. tightly or loosely coupled.)

If such a super computer that will solve all types of problems will ever be build, the ratio cost/performance will certainly be very high and for some specific applications the efficiency and the facility to use it could not be the best

- Start from the Problem Definition
- Define the best Architecture
- Select the tools (~~Open~~ BUS, Operating, System, Languages, Debug)
- Select the best and (more suitable to the application) most advanced technology ( $\mu P$ , ASIC, VLSI,  $\mu C$ , etc)


After performance comparison with other components it will become clearer why the DSP is more suitable for several types of applications.

The basic elements of a real-time processor are:

- ALU (one or more for Addr. and Data)
- (Floating Point Unit)
- Control Unit
- Program RAM or ROM
- Data RAM
- Parallel IO Controller
- Serial IO Controller
- Interrupt

There are several ways to realize a concurrent system of many basic element described above, each one having a different throughput, privileging in one case one aspect respect to another

Differences on performance respect to a basic system that make use of DSP



## MICROCONTROLLERS < > DSP

- A “microcontroller” contains all the necessary components of a complete system on one piece of silicon (E.g. Intel 8051, Motorola MC6804, MC6805, MC68HC11, etc.)
- Less performance than a DSP
- 4, 8, 16-bit
- instruction set more like CISC processor (using more than one cycle per instruction)
- some extra programmable peripherals on chip, like A/D converters are not available on DSP.
- Is not designed to build concurrent systems but for economical applications in embedded systems where is necessary only to have the capability of one of the most common 8-bit or 16-bit microprocessor instruction sets.

## Applications:

- industrial control
- device controller (printers, plotters, etc.)
- in an array of front end processors in a High Energy Physics Experiment for slow calculations
- DSP is replacing to this component in the most sophisticated applications where speed is an important factor.



## TRANSPUTER < > DSP

- A Transputer contains in a single chip:
  - an integer processor
  - a Floating Point Unit
  - 4 Kbyte of memory
  - 4 high speed serial links (20 Mbit/sec)
- Transputer is designed as a programmable component to implement a system with much higher degree of concurrency than is currently common.
- The Transputer, together with the formal rules of Occam, provides the design methodology for this family of concurrent systems.
- Special instructions divide the processor time between the concurrent processes and perform interprocess communication
- In addition the transputer is designed so that its standard behavior corresponds to the formal model of a process. As a consequence it is possible to program systems containing multiple interconnected transputers in which each transputer implements a set of processes.
- Since a program is defined as a set of processes, it can be mapped onto such a system in a variety of ways, for example to minimize cost or to optimize throughput, or to maximize the responsiveness to specific events.
- The architecture should give the possibility to span the range of application from microcontrollers to supercomputers

## ADVANTAGES AND DISADVANTAGES:

- It is easier to build concurrent systems because of the good coordination between hardware and software (Occam)
- Easier to transport software on different concurrent systems with different number of transputers.
- Good concurrency, and good flexibility, but the throughput respect to another architecture that makes use of DSP for a more specialized application has to be verified.
- The time required for a multiplication is ~~500 nsec average~~ for T800 (~ 2 usec for a T414). Most DSP's do it in one cycle (75 to 200 nsec), the same is true for the division and for the floating point operations.
- The performance of a Transputer begins to drop noticeably as soon as the on-chip memory is too small to hold all the frequently accessed data. And its premise that the world is process-shaped rather than procedure-shaped may well be true, but the majority of available software doesn't reflect that belief.
- on the contrary the DSP don't have special signals or instructions foreseen to implement a concurrent system with message passing.

## RISC < > DSP

- Deeper investigation is merited by the RISC architecture because it is the most innovative and is based on concepts that are attractive for applications in: workstations, superminis and also as embedded controllers.
- From the initial simple concepts of a register-intensive cpu design from Seymour Cray in 1960 to the modern notion of RISC architectures emerged from John Cocke's project at IBM in 1970.
- Cocke's team goal was to design the best CPU architecture for an optimizing compiler
- the machine should be register-to-register with only load and store accessing the memory.
- the architecture eliminated microcode and microsequencers in favor of simple, hardwired, pipelined, one-instruction-per cycle CPU design.
- RISC technology created an almost insatiable demand for memory speed. The answer to the problem come with high performance memory hierarchy, including general purpose registers and cache memories.
- the instruction set is regular and simple with few addressing modes: indexed and PC-relative.

There are then some RISC variations from these common theme.

- IBM 1975 with 801 minicomputer
- BERKELEY 1980 with RISC I and RISC II
- STANFORD 1981 with MIPS (Microprocessor Without Interlocked Pipeline Stages)
- IBM and Stanford pushed the state of art in Compiler Technology to maximize the use of registers.
  - the key idea is to expose in the instruction set all the processor activity that could effect performance. This philosophy, coupled with the concept of a streamlined instruction set, allows a shift of functions from hardware to software.
  - Hennessy's team at Stanford recognized that with a clever compiler, interlocking the pipeline wasn't necessary. The compiler simply had to make sure that the instruction directly after the LOAD didn't use the new data.
- The BERKELEY team did not include compiler experts, so a hardware solution was implemented to keep operand in registers.
  - to optimize the task switching time they have defined many sets or windows of registers (global and local) so that registers would not have to be saved on every procedure call. The disadvantage of register windows is that they use more chip area.
- As Compiler Technology improves and sufficiently fast processors become available, there should be decreasing necessity to program in assembly language.

**Each vendor has had to improve some characteristics to translate the University design into workstations products.**

- SUN Microsystems adopted some ideas of Patterson's work at Berkeley and designed a system that should be portable between implementation technologies (CMOS, ECL, etc.) calling it SPARC (Scalable Processor Architecture).

**Customers are looking at SPARC as an instruction-set definition, with many implementations available.**

- MIPS Computer System turned Stanford team's effort into a product. They retained the Stanford design's delayed load and branches, and focused on a single high-speed implementation rather than scalability.
- The MIPS designers felt strongly that the key to performance was the ability of the compiler to manage CPU pipeline during floating point as well as integer operations. The floating point unit must understand the state of the integer unit's pipeline at all times (R3000, R3010)

- The Fairchild team did not attempt to reimplement either research chip.

The Fairchild Clipper now available from Intergraph Advanced Processor Division, was the first micro-processor design to recognize the growing memory bandwidth.

Their solution was to separate the relentless demand of instruction fetches Load/Store activity by providing separate instruction and data buses.

The Clipper supports the dual busses with a pair of integrated caches and memory management chips.

- The MC88000 from Motorola appears to be a blend of the purity of MIPS' CPU concepts and the innovations of Clipper's bus architecture.

It follows the dogma of simple, one-cycle, fixed-length instructions and load/store architecture.

Like Clipper, the MC88000 is a dual bus, three-chip layout (HCMOS). All the execution units work over the same two source buses and a single destination bus.

The most important characteristics of the MC88000 may be the system's ability to incorporate new, specialized execution units. That starts to make room for some really interesting special purpose units, like vector processors or graphic engines.

- MIPS, Intergraph and Motorola all have taken different architectural approaches to a common goal:

## A FAST UNIX WORKSTATION

- Chip vendors, with characteristic optimism, are already discussing coprocessors for signal processing, message handling and graphics.

**This time the breakthrough could come in multiprocessing, and again it could be led by software.**

**Just as RISC Technology will let Compilers make CPU pipeline more efficient, perhaps a new technology will let compilers make a cluster of CPU more efficient.**

### FIRST 88000-BASED UNIX WORKSTATION APPEARS

The first Unix workstation based on the Motorola 88000 RISC processor has arrived from Opus Systems. The Personal Mainframe Series 8000 is a 17-MIPS machine featuring a dual-processor architecture that pairs the RISC chip with an 80386 I/O subsystem.

The machine brings mainframe

technology to the workstation environment, thanks to its I/O subsystem designed by Everex Systems. The subsystem is a dedicated I/O processor capable of simultaneously running Unix and MS-DOS. Opus Systems' 88000-based CPU board handles all system functions.

An important benefit of using the 88000 processor is full binary compatibility with other 88000 Unix systems and products. Motorola's Binary Compatibility Standard provides a low-level specification for interaction with the Unix kernel for all applications running 88000-based Unix. Many vendors, including Opus Systems, have agreed to support this standard. As a result, applications running on the Opus machine will be assured of running on any BCS-compliant 88000-based Unix system, and vice-versa.

The company's port of Unix includes all commands, utilities, and other programs that are part of the standard AT & T release, as well as the portable C compiler and an ANSI-standard Fortran 77.

The system, which is the first product of a strategic alliance between Opus Systems and Everex Systems, will be marketed separately by the two companies. Prices for Opus' Personal Mainframe Series 8000 machine start at \$9995, and shipments begin during the second quarter. Everex Systems has yet to announce its pricing structure for its machine.

Opus Systems, 30863 Stevens Creek, Building 400, Cupertino, CA 95014; (408) 446-9110. CIRCLE 333  
Everex Systems Inc., 48431 Milmont Dr., Fremont, CA 94538; (415) 498-1111. CIRCLE 384



## Other RISC's vendors:

- ACORN VL86C010  
tech. VLSI Technology - Sanyo
- INTEL: 80960 (for embedded applications)
- AMD: 29000 Family
- HARRIS: TRX2000 (high integrated FORTH executing microcontroller)

|         |         |                                     |
|---------|---------|-------------------------------------|
| Univ:   | BERKLEY | STANFORD                            |
| Vendor: | SUN     | MIPS Comp. Sys.                     |
| Type:   | SPARC   | MIPS (Microp.<br>Without Int. Pip.) |

## Second Sources

- FUJITSU 1.3um 25MHz
- Bipolar Integrated Technology
- Cypress .8um 33MHz
- LSI Logic .9um 25 MHz
- Performance Semicond. .8um 25MHz
- Device Technology

Competitors recognize as long-term microprocessors innovators:

**MOTOROLA, INTEL, AMD**

## CISC < > DSP

- CISC (Complex Instruction Set Computer) architecture use a large amount of hardware complexity to provide high degree of instruction set capability.

- They are characterized by a large instruction set with some very complex instructions.
- The length and execution time of instruction is different from one another. Instructions can manipulate bit, byte, word and long word
- The dynamic bus interface allows for simple, highly efficient access to devices of different data bus width.
- The latest components of this technology support, directly via BUS Monitoring, Multimaster and Multiprocessor applications.

### Advantages and Disadvantages

- Some instructions needs more then 50 cycles to be executed. However it does have control lines to support a multiprocessing environment and is connectable to different bus width devices. On the other hand, DSP executes most instructions in one cycle.

Benchmark analysis of CISC, RISC, DSP and Transputer instruction sets measured in MIPS cannot be used to make a meaningful comparison of performance, particularly between machines with different architectures.

Each MIPS unit should be multiplied by a normalizing factor that reflects overall system performance.

The real comparison between one component to the other in a particular task, is the time required to execute that particular task.

- RISC and CISC may become more alike in the future. RISC is a technology, a philosophy of design, not a product.

Some design techniques that have been applied to RISC machine can be applied to CISC architecture to improve performance.

- An example is the National Semiconductor 32532 general purpose processor which incorporates many RISC features. It has:

- on-chip data and instruction caches
- direct-mapped caches for stack access
- pipelining and branch-prediction logic
- it uses microcode (not used in RISC) for only the most complex instructions and hardwired logic elsewhere.

- Processors like the 32532 with Intel 80486 and Motorola 68040 (expected next year), incorporate more RISC-like features to push the number of cycles for most of the instructions below 2.

These new features will probably characterize the new type of processor as:

## CRISP

(Complexity-Reduced Instruction Set Processor)

to think how one component will fit better than another.

- An investigation must certainly include the component instruction set, speed and internal architecture that is best suitable for the application algorithms or for the needs of the more general project.

- More decisive in determining the overall throughput in a project, can be the harmonious interaction and inter-communication of the various components rather than the speed of any one single component.

- Thus the real effort in designing a specific application or project should be based on defining

## "THE MULTIPROCESSING ARCHITECTURE"

for the best performance solution to the application or project.

### 1B - CMOS / HCMOS overview

Currently available products;

| Device      | RAM Bytes | ROM K bytes | Pins  | IO    | Special features   |
|-------------|-----------|-------------|-------|-------|--|
| MC68HC04J2  | 32        | 1.0         | 20    | 12    | Low cost, 2V operation   |
| MC68HC04J3  | 124       | 1.7         | 20    | 12    | Low cost, 2V operation   |
| MC68HC04P3  | 124       | 1.7         | 28    | 20    | Low cost, 2V operation   |
| MC68HC04P4  | 156       | 3.7         | 28    | 20    | Low cost, 2V operation   |
| MC146806E2  | 112       | 0.0         | 40    | 16    | 8K external address range  |
| MC146806Q2  | 112       | 2.0         | 40    | 32    |  |
| MC146806Q3  | 112       | 2.0         | 40    | 32    | EPROM  |
| MC146806F2  | 64        | 1.1         | 28    | 20    |  |
| MC146806F3  | 64        | 1.1         | 28    | 20    | EPROM  |
| MC68HC0504  | 176       | 4.1         | 40/44 | 51    | 8095, SPI, 10-bit timer with 1 I/P cap., 1 O/P comp.   |
| MC68HC0508  | 176       | 7.7         | 40/44 | 51    | 8095, SPI, 10-bit timer with 1 I/P cap., 1 O/P comp.   |
| MC68HC0508B | 176       | 8.8         | 52    | 48    | EEPROM (8K + 256B), 8095, 8 ch. 8-bit A/D, 8 ch. 8-bit PLM, watchdog, 10-bit timer with 2 I/P cap., 2 O/P comp.                      |
| MC68HC11A8  | 256       | 0.0         | 52/48 | 38/34 | 8192 EEPROM, 8095, SPI, 8 ch. 8-bit A/D, 10-bit timer with 5 I/P cap., 5 O/P comp., watchdog, periodic int., 8-bit pulse accumulator |
| MC68HC11A1  | 256       | 0.0         | 52/48 | 20/18 | As 68HC11A8 but without ROM  |
| MC68HC11A8  | 256       | 0.0         | 52/48 | 20/18 | As 68HC11A8 but without ROM and EEPROM   |
| MC68HC011A2 | 256       | 2.0         | 52/48 | 38/34 | EEPROM, features as 68HC11A8   |

COP - Computer Operating Properly

- SPI = serial peripheral interface (synchronous)
- SCI = serial communications interface (asynchronous)
- I/P cap. = input capture register
- O/P comp. = output compare register
- PLM = pulse length modulation

1C - HCMOS plans

**Products due to be introduced during 1988:**

| Device      | RAM<br>Bytes | ROM<br>K bytes | Pins  | IO    | Special features  |
|-------------|--------------|----------------|-------|-------|---|
| MC68HC704P4 | 156          | 3.7            | 28    | 20    | EPROM, low cost, 2V operation   |
| MC68HC705C8 | 176          | 7.7            | 40/44 | 31    | EPROM, SCI, SPI, 16-bit timer with 1 I/P cap., 1 O/P comp.  |
| MC68HC05C8  | 384          | 15.7           | 40/44 | 31    | SCI, SPI, 16-bit timer with 1 I/P cap., 1 O/P comp.   |
| MC68HC06L6  | 176          | 6.0            | 55    | 55    | 55-segment LOD driver, SCI, 16-bit timer with 1 I/P cap., 1 O/P comp.   |
| MC68HC08M4  | 128          | 4.1            | 52/44 | 45/39 | SPI, 8 ch. 8-bit A/D, 8 ch. 8-bit D/A, 16-bit timer with 2 I/P caps., 2 O/P comps.  |
| MC68HC08A5  | 128          | 5.1            | 45/44 | 31    | As MC68HC08M4 but with 2 I/P caps., 2 O/P comps.  |
| MC68HC08B5  | 96           | 3.3            | 40/44 | 31    | 128K EPROM, 8 ch. 8-bit A/D, 8 ch. 8-bit D/A, 16-bit timer with 2 I/P caps., 2 O/P comps.   |
| MC68HC08B3  | 176          | 5.9            | 52    | 42    | 256K EPROM, 8 ch. 8-bit A/D, 8 ch. 8-bit D/A, 16-bit timer with 2 I/P caps., 2 O/P comps.   |
| MC68HC08B4  | 176          | 4.0            | 52    | 42    | SCI, 8 ch. 8-bit A/D, 8 ch. 8-bit D/A, 16-bit timer with 2 I/P caps., 2 O/P comps.  |
| MC68HC11E9  | 512          | 12.0           | 52/48 | 38/34 | 512K EEPROM, SCI, SPI, 8 ch. 8-bit A/D, 16-bit timer with 3/4 I/P cap., 5/6 O/P comp., watchdog, periodic int., 8-bit pulse accumulator |
| MC68HC11E1  | 512          | 0.0            | 52/48 | 20/16 | As MC68HC11E9 but without ROM   |
| MC68HC11E9  | 512          | 0.0            | 52/48 | 20/16 | As MC68HC11E9 but without ROM and EEPROM  |
| MC68HC011E2 | 512          | 2.0            | 52/48 | 20/16 | As MC68HC11E9 but with 2K EEPROM, no ROM  |

As the MCU guide is only updated once per year it is not possible to include the exact introduction dates. These can be obtained from your product marketer or a separate product introduction list.

- SPI       =   serial peripheral interface (synchronous)
- SCI       =   serial communications interface (asynchronous)
- I/P cap.  =   input capture register
- O/P comp. =   output compare register
- PLM       =   pulse length modulation

**MOTOROLA**

|           |   |
|-----------|---|
| MC28HC14  | 256-BYTE EEPROM IN 8-PIN DIP  |
| MC14021   | 8-BIT INPUT PORT  |
| MC74HC165 | 8-BIT INPUT PORT  |
| MC74LS165 | 8-BIT INPUT PORT  |
| MC74HC595 | 8-BIT OUTPUT PORT   |
| MC74LS593 | 16-BIT OUTPUT PORT  |
| MC144115  | 16 SEGMENT NON-MUXED LCD DRIVER   |
| MC144117  | 4 DIGIT LCD DRIVER (X2 MUX)   |
| MC14549   | A/D CONVERTER SUCCESSIVE APPROXIMATION REGISTER   |
| MC14559   | A/D CONVERTER SUCCESSIVE APPROXIMATION REGISTER   |
| MC14599   | 7-SEGMENT LCD DISPLAY DECODER   |
| MC144118  | 8-BIT/10-BIT/12-BIT/14-BIT/16-BIT/18-BIT/20-BIT/22-BIT/24-BIT/26-BIT/28-BIT/30-BIT/32-BIT/34-BIT/36-BIT/38-BIT/40-BIT/42-BIT/44-BIT/46-BIT/48-BIT/50-BIT/52-BIT/54-BIT/56-BIT/58-BIT/60-BIT/62-BIT/64-BIT/66-BIT/68-BIT/70-BIT/72-BIT/74-BIT/76-BIT/78-BIT/80-BIT/82-BIT/84-BIT/86-BIT/88-BIT/90-BIT/92-BIT/94-BIT/96-BIT/98-BIT/100-BIT/102-BIT/104-BIT/106-BIT/108-BIT/110-BIT/112-BIT/114-BIT/116-BIT/118-BIT/120-BIT/122-BIT/124-BIT/126-BIT/128-BIT/130-BIT/132-BIT/134-BIT/136-BIT/138-BIT/140-BIT/142-BIT/144-BIT/146-BIT/148-BIT/150-BIT/152-BIT/154-BIT/156-BIT/158-BIT/160-BIT/162-BIT/164-BIT/166-BIT/168-BIT/170-BIT/172-BIT/174-BIT/176-BIT/178-BIT/180-BIT/182-BIT/184-BIT/186-BIT/188-BIT/190-BIT/192-BIT/194-BIT/196-BIT/198-BIT/200-BIT/202-BIT/204-BIT/206-BIT/208-BIT/210-BIT/212-BIT/214-BIT/216-BIT/218-BIT/220-BIT/222-BIT/224-BIT/226-BIT/228-BIT/230-BIT/232-BIT/234-BIT/236-BIT/238-BIT/240-BIT/242-BIT/244-BIT/246-BIT/248-BIT/250-BIT/252-BIT/254-BIT/256-BIT/258-BIT/260-BIT/262-BIT/264-BIT/266-BIT/268-BIT/270-BIT/272-BIT/274-BIT/276-BIT/278-BIT/280-BIT/282-BIT/284-BIT/286-BIT/288-BIT/290-BIT/292-BIT/294-BIT/296-BIT/298-BIT/300-BIT/302-BIT/304-BIT/306-BIT/308-BIT/310-BIT/312-BIT/314-BIT/316-BIT/318-BIT/320-BIT/322-BIT/324-BIT/326-BIT/328-BIT/330-BIT/332-BIT/334-BIT/336-BIT/338-BIT/340-BIT/342-BIT/344-BIT/346-BIT/348-BIT/350-BIT/352-BIT/354-BIT/356-BIT/358-BIT/360-BIT/362-BIT/364-BIT/366-BIT/368-BIT/370-BIT/372-BIT/374-BIT/376-BIT/378-BIT/380-BIT/382-BIT/384-BIT/386-BIT/388-BIT/390-BIT/392-BIT/394-BIT/396-BIT/398-BIT/400-BIT/402-BIT/404-BIT/406-BIT/408-BIT/410-BIT/412-BIT/414-BIT/416-BIT/418-BIT/420-BIT/422-BIT/424-BIT/426-BIT/428-BIT/430-BIT/432-BIT/434-BIT/436-BIT/438-BIT/440-BIT/442-BIT/444-BIT/446-BIT/448-BIT/450-BIT/452-BIT/454-BIT/456-BIT/458-BIT/460-BIT/462-BIT/464-BIT/466-BIT/468-BIT/470-BIT/472-BIT/474-BIT/476-BIT/478-BIT/480-BIT/482-BIT/484-BIT/486-BIT/488-BIT/490-BIT/492-BIT/494-BIT/496-BIT/498-BIT/500-BIT/502-BIT/504-BIT/506-BIT/508-BIT/510-BIT/512-BIT/514-BIT/516-BIT/518-BIT/520-BIT/522-BIT/524-BIT/526-BIT/528-BIT/530-BIT/532-BIT/534-BIT/536-BIT/538-BIT/540-BIT/542-BIT/544-BIT/546-BIT/548-BIT/550-BIT/552-BIT/554-BIT/556-BIT/558-BIT/560-BIT/562-BIT/564-BIT/566-BIT/568-BIT/570-BIT/572-BIT/574-BIT/576-BIT/578-BIT/580-BIT/582-BIT/584-BIT/586-BIT/588-BIT/590-BIT/592-BIT/594-BIT/596-BIT/598-BIT/600-BIT/602-BIT/604-BIT/606-BIT/608-BIT/610-BIT/612-BIT/614-BIT/616-BIT/618-BIT/620-BIT/622-BIT/624-BIT/626-BIT/628-BIT/630-BIT/632-BIT/634-BIT/636-BIT/638-BIT/640-BIT/642-BIT/644-BIT/646-BIT/648-BIT/650-BIT/652-BIT/654-BIT/656-BIT/658-BIT/660-BIT/662-BIT/664-BIT/666-BIT/668-BIT/670-BIT/672-BIT/674-BIT/676-BIT/678-BIT/680-BIT/682-BIT/684-BIT/686-BIT/688-BIT/690-BIT/692-BIT/694-BIT/696-BIT/698-BIT/700-BIT/702-BIT/704-BIT/706-BIT/708-BIT/710-BIT/712-BIT/714-BIT/716-BIT/718-BIT/720-BIT/722-BIT/724-BIT/726-BIT/728-BIT/730-BIT/732-BIT/734-BIT/736-BIT/738-BIT/740-BIT/742-BIT/744-BIT/746-BIT/748-BIT/750-BIT/752-BIT/754-BIT/756-BIT/758-BIT/760-BIT/762-BIT/764-BIT/766-BIT/768-BIT/770-BIT/772-BIT/774-BIT/776-BIT/778-BIT/780-BIT/782-BIT/784-BIT/786-BIT/788-BIT/790-BIT/792-BIT/794-BIT/796-BIT/798-BIT/800-BIT/802-BIT/804-BIT/806-BIT/808-BIT/810-BIT/812-BIT/814-BIT/816-BIT/818-BIT/820-BIT/822-BIT/824-BIT/826-BIT/828-BIT/830-BIT/832-BIT/834-BIT/836-BIT/838-BIT/840-BIT/842-BIT/844-BIT/846-BIT/848-BIT/850-BIT/852-BIT/854-BIT/856-BIT/858-BIT/860-BIT/862-BIT/864-BIT/866-BIT/868-BIT/870-BIT/872-BIT/874-BIT/876-BIT/878-BIT/880-BIT/882-BIT/884-BIT/886-BIT/888-BIT/890-BIT/892-BIT/894-BIT/896-BIT/898-BIT/900-BIT/902-BIT/904-BIT/906-BIT/908-BIT/910-BIT/912-BIT/914-BIT/916-BIT/918-BIT/920-BIT/922-BIT/924-BIT/926-BIT/928-BIT/930-BIT/932-BIT/934-BIT/936-BIT/938-BIT/940-BIT/942-BIT/944-BIT/946-BIT/948-BIT/950-BIT/952-BIT/954-BIT/956-BIT/958-BIT/960-BIT/962-BIT/964-BIT/966-BIT/968-BIT/970-BIT/972-BIT/974-BIT/976-BIT/978-BIT/980-BIT/982-BIT/984-BIT/986-BIT/988-BIT/990-BIT/992-BIT/994-BIT/996-BIT/998-BIT/1000-BIT/1002-BIT/1004-BIT/1006-BIT/1008-BIT/1010-BIT/1012-BIT/1014-BIT/1016-BIT/1018-BIT/1020-BIT/1022-BIT/1024-BIT/1026-BIT/1028-BIT/1030-BIT/1032-BIT/1034-BIT/1036-BIT/1038-BIT/1040-BIT/1042-BIT/1044-BIT/1046-BIT/1048-BIT/1050-BIT/1052-BIT/1054-BIT/1056-BIT/1058-BIT/1060-BIT/1062-BIT/1064-BIT/1066-BIT/1068-BIT/1070-BIT/1072-BIT/1074-BIT/1076-BIT/1078-BIT/1080-BIT/1082-BIT/1084-BIT/1086-BIT/1088-BIT/1090-BIT/1092-BIT/1094-BIT/1096-BIT/1098-BIT/1100-BIT/1102-BIT/1104-BIT/1106-BIT/1108-BIT/1110-BIT/1112-BIT/1114-BIT/1116-BIT/1118-BIT/1120-BIT/1122-BIT/1124-BIT/1126-BIT/1128-BIT/1130-BIT/1132-BIT/1134-BIT/1136-BIT/1138-BIT/1140-BIT/1142-BIT/1144-BIT/1146-BIT/1148-BIT/1150-BIT/1152-BIT/1154-BIT/1156-BIT/1158-BIT/1160-BIT/1162-BIT/1164-BIT/1166-BIT/1168-BIT/1170-BIT/1172-BIT/1174-BIT/1176-BIT/1178-BIT/1180-BIT/1182-BIT/1184-BIT/1186-BIT/1188-BIT/1190-BIT/1192-BIT/1194-BIT/1196-BIT/1198-BIT/1200-BIT/1202-BIT/1204-BIT/1206-BIT/1208-BIT/1210-BIT/1212-BIT/1214-BIT/1216-BIT/1218-BIT/1220 |

**RCA**

|             |                        |
|-------------|------------------------|
| CDP66HC66A1 | 10-BIT A/D CONVERTER   |
| CDP66HC66R1 | 128 X 8-BIT STATIC RAM |
| CDP66HC66R2 | 256 X 8-BIT STATIC RAM |
| CDP66HC66T1 | REAL TIME CLOCK        |

## SIGNETICS


|               |  |
|---------------|--|
| • PCx2100     | 40 SEGMENT LCD DUPLEX DRIVER                       |
| • PCx2110     | 60 SEGMENT LCD DUPLEX DRIVER                       |
| • PCx2111     | 64 SEGMENT LCD DUPLEX DRIVER                       |
| • PCx2112     | 32 SEGMENT LCD STATIC DRIVER                       |
| PCx3311       | DTMF GENERATOR WITH PARALLEL INPUTS                |
| PCx3312       | DTMF GENERATOR WITH I <sup>2</sup> C BUS INPUTS    |
| PCx8570A      | 256 X 8 STATTRIC RAM                               |
| PCx8571       | 128 X 8 STATTRIC RAM                               |
| PCx8573       | CLOCK / TIMER                                      |
| PCx8574       | 8-BIT REMOTE IO EXPANDER                           |
| PCx8575       | 1:4 MUX LCD DRIVER                                 |
| PCx8591       | 8-BIT, 4-CHANNEL A/D CONVERTER AND 4 D/A CONVERTER |
| • SAA1000     | PLL TUNING CIRCUIT WITH 8 D/A CONVERTERS           |
| • SAA1001     | 32 SEGMENT LCD DRIVER                              |
| • SAA1002     | 16 SEGMENT LCD DRIVER                              |
| • SAA1003     | 20 SEGMENT LCD DRIVER                              |
| • SAA1004     | FLOURESCENT DISPLAY DRIVER                         |
| • SAA1005     | SWITCHING CIRCUIT                                  |
| • SAA1006     | CLOCK / TIMER                                      |
| • SAA3019     | IR TRANSDUCER                                      |
| • SAA3028     | HEX 8-BIT D/A CONVERTER                            |
| • SAB3013     | FLL DIGITAL TUNING CIRCUIT WITH 8 D/A CONVERTERS   |
| • SAB3035     | FLL DIGITAL TUNING CIRCUIT                         |
| • SAB3036     | FLL DIGITAL TUNING CIRCUIT WITH 4 D/A CONVERTERS   |
| • SAB3037     | TELETEXT CONTROLLER CHIP - 625 LINE SYSTEM         |
| • SAA8240     | DIGITAL STEREO SOUND CONTROL IC                    |
| • TDA3820     | MUSTI: FM/F SYSTEM                                 |
| • TDA1624A    | 14-BIT A/D CONVERTER - SERIAL OUTPUT               |
| • TDA1640P, D | 14-BIT A/D CONVERTER - SERIAL INPUT                |
| • NE6036      | 8-BIT A/D CONVERTER - SERIAL OUTPUT                |

- - REQUIRES AN EXTRA ENABLE LINE
- ABOVE PARTS, EXCEPT THE PCx8591 AND TEA8000, ARE AVAILABLE TODAY

## SPRAGUE

UCN4810/5810 SERIES  
UAA2022/2023

POWER DRIVING OUTPUT PORTS  
16-BIT POWER OUTPUT PORT





# FUNCTION BLOCK DIAGRAM




FIG 6-24

M68HC04

## CPU



7 A 0

ACCUMULATOR

7 X 0

INDEX REGISTER X

7 Y 0

INDEX REGISTER Y

11 0

PROGRAM COUNTER

C Z

NORMAL FLAGS

C Z

INTERRUPT FLAG

FIG 6-24


M68HC04

## 68HC04

HCMOS Technology  
 64-156 Bytes RAM  
 1-4K Bytes ROM  
 4K Bytes EPROM Version  
 20 & 28 PIN Packages - DIL & PLCC  
 Low-Power Stop & Wait Modes  
 Self-Test  
 Serial Address & Data Buses (for small die size)  
 Parallel 8-Bit Peripheral Interface  
 Similarity to 6800/6805 Software


FIG 6-24

M68HC04




## INSTRUCTION SET

Indexed addressing  
 Power saving - stop and wait  
 True bit manipulation - bit set, clear, test  
 Move immediate  
 Arithmetic and logical instructions



RB &amp; BH

## CPU




\* may vary on some versions

RB &amp; BH

M68HC05

## 68HC05 GENERAL BLOCK DIAGRAM



RB &amp; BH

M68HC05



## INSTRUCTION SET

- Multiply \*
- Indexed addressing
- Power saving - stop and wait
- True bit manipulation - bit set, clear, test
- Int. pin test
- Arithmetic and logical instructions

## ADDRESS AND DATA BUS

Internal only, NOT expandable

0 to 2.1 MHz bus speed, up to 4.2 MHz as option


Address range up to 16K implemented,

architectural limit 64K

RB & S/P


## MC68HC05 MEMORY MAP


SHORT ADDRESSING MODES



## PARALLEL PORT I/O CIRCUIT

MC68HC05





RB & SH


|    |   |   |   |   |   |
|----|---|---|---|---|---|
| 7  | A | 0 | 7 | B | 0 |
| 15 |   |   |   |   | 0 |
| 15 |   |   |   |   | 0 |
| 15 |   |   |   |   | 0 |
| 15 |   |   |   |   | 0 |
| 15 |   |   |   |   | 0 |
| 15 |   |   |   |   | 0 |
|    |   |   |   |   |   |

ACCUMULATOR  
INDEX REGISTER X  
INDEX REGISTER Y  
STACK POINTER  
PROGRAM COUNTER  
CONDITION CODES


RB & SH

M68HC11

## 68HC11A/E BLOCK DIAGRAM



M68HC11




## INSTRUCTION SET

Divide and Multiply / \*  
16 bit compare, exchange, arithmetic, load/store  
Power saving - stop and wait  
Multiple bit manipulation - set, clear, test  
"C" compiler





# INPUT CAPTURE



RB & SH


M68HC11



M68HC11




# INPUT CAPTURE







## INPUT CAPTURE




## OUTPUT COMPARE



## OUTPUT COMPARE



## OUTPUT COMPARE






OUTPUT COMPARE




OUTPUT A 3  $\mu$ S PULSE IN 10  $\mu$ S FROM NOW



MSBHC11

OUTPUT COMPARE SYSTEM



\* Preprogrammable to Input Capture

PERIODIC INTERRUPT:

Software programmable for (@ 2 MHz bus);  
4.10 mS, 8.19 mS, 16.38 mS, 32.77 mS int. rate


WATCHDOG:


Software programmable for (@ 2 MHz bus);  
16.38 mS, 65.54 mS, 262.14 mS, 1.05 S int. rate

MSBHC11



INPUT / OUTPUT PORTS AND SPECIAL FUNCTIONS





## ANALOGUE TO DIGITAL CONVERTER

Successive approximation with capacitive ladder

8 (4) analogue input channels

8 bit resolution, max. total error  $\pm 1$  LSB


4 result registers

B/C oscillator for use with low level signals

M68HC11



## ANALOGUE TO DIGITAL CONVERSION



## 68HC11 EMULATION SUPPORT

- o Very low cost with evaluation board, EVB
- o Low cost evaluation module, EVM
- o Full feature emulation with HD8300 plus personality
- o Third party emulation suppliers
- o 68HC811 and 68HC711 versions

M68HC11

## LITERATURE SUPPORT



- 68HC11A8 DATA BOOK
- 68HC11A8 PROGRAMMERS' REFERENCE MANUAL
- 68HC11A8 PROGRAMMERS' REFERENCE GUIDE
- 68HC11 COOL AND POWERFUL BROCHURE
- 68HC24 DATA SHEET
- 68HC11 EVB BROCHURE
- 68HC11 EVM BROCHURE
- HD8300 BROCHURE
- THIRD PARTY SOFTWARE SUPPORT INFO SHEET
- THIRD PARTY HARDWARE SUPPORT INFO SHEET



CUSTOMER SPECIFIC VERSIONS

If the above functions or their combination does not suit your requirements it is possible to make a specific design based on Motorola ASIC standard cell or gate array products. The 68HC05 CPU and a number of the peripheral functions are available in the standard cell library. This makes it possible to design a 68HC05 based MCL exactly to your requirements.

For larger systems it may be more effective to use a standard MCU with an expander such as the MC68HC11A1, and an ASIC product for all the special functions that are not available on the MCU. This option makes it also easy to use inexpensive external memory for large programs.



The diagram illustrates the system architecture. A large box on the left is labeled "HOST COMPUTER". A solid line connects it to a box on the right labeled "EVM". A dashed line extends from the "EVM" box to a vertical stack of seven rectangular blocks on the far right, representing the evaluation modules.

## DEVELOPMENT TOOLS

## DEVELOPMENT TOOLS

The following diagram shows a possible MCU based application to illustrate some of the additional components that may be used with the MCU.

