



INTERNATIONAL ATOMIC ENERGY AGENCY
UNITED NATIONS EDUCATIONAL, SCIENTIFIC AND CULTURAL ORGANIZATION
INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS
I.C.T.P., P.O. BOX 586, 34100 TRIESTE, ITALY, CABLE: CENTRATOM TRIESTE



H4.SMR. 403/29

FIFTH COLLEGE ON MICROPROCESSORS: TECHNOLOGY AND APPLICATIONS
IN PHYSICS

2 - 27 October 1989

Other Microprocessors
Part 2

D. CROSETTO
CERN, SPS Division, Geneva, Switzerland

These notes are intended for internal distribution only.

SPARC Industry Overview

- ❑ A flexible, scalable RISC architecture
- ❑ Current Implementations are in CMOS (custom and gate array), ECL and GaAs
- ❑ A complete architecture
 - Integer
 - Floating Point
 - Memory Management
 - Cache
 - Multiprocessing
- ❑ Voted a candidate for the MIL-STD 32-bit instruction set architecture by the SAE task group chartered by the Department of Defense

SPARC Industry Overview

- ❑ The first and only open RISC architecture
- ❑ Created by Sun Microsystems in response to the declining performance enhancements of CISC microprocessors
- ❑ Open Industry standard
- ❑ Based on the RISC work of Dr. David Patterson at UC Berkeley
- ❑ Supported by 5 semiconductor licensees
 - Cypress Semiconductor, Texas Instruments, LSI Logic, Fujitsu, & BIT
- ❑ Over 80 design wins
- ❑ Over 200 application software packages already available
- ❑ Complete development support is in place

Workstations

- ❑ Single User, High Performance Workstation
- ❑ Sun 4-100 Series – (7 MIPS /-\$30K)

16 Mhz SPARC Processor/Floating Point Unit
8 Mbytes Main Memory
19 Inch 1152 x 900 Monochrome Monitor
141 Mbyte Drive
60 Mbyte 1/4" Tape Backup

- ❑ Server for a Project Team
- ❑ Sun 4-200 Series – (10 MIPS /-\$45K)

16 Mhz SPARC Processor/Floating Point Unit
128 Kbytes Cache
8 Mbytes Main Memory
19 Inch 1152 x 900 Monochrome Monitor
327 Mbyte Drive
60 Mbyte 1/4" Tape Backup


Competitive Analysis *

	Cypress 7C600	AMD 29000	Motorola 88000	MIPS R3000
Implementation	0.8 μ CMOS	1.2 μ CMOS	1.5 μ CMOS	1.2 μ CMOS
Clock Frequency	33-50MHz	16-30MHz	20MHz	16-25MHz
Scalable Cache Support	Yes	None	Yes	None
Cache Extensibility	Yes	None	Yes	None
Cache Size	64Kb-256Kb	None	32Kb-128Kb	None
Multiprocessing Support	Yes	None	Yes	None
Cache Coherency	Yes-Single Cycle Real-time	None	Yes-Multi Cycle Non Real-time	None
Semaphore Support	Yes	Yes	Yes	None
Floating Point	64-bit Double Precision	64-bit Double Precision	32-bit Single Precision	64-bit Double Precision
Register Windows	Yes	Partial (Stack Cache Only)	None	None
Dedicated Floating Point Registers	Yes	None	None	Yes


* Based on public info as of 12/88

Best Case Interrupt Timing

210 nsec



Worst Case Interrupt Timing 420 nsec.



7C601 Context Switch

OPERATION	APPROX. CLOCKS	TIME @ 40MHZ
Enter Trap Handler from Interrupt	7-14	175 - 350 ns
Save Registers	1 - 262	25 ns - 8.6 us
Save FP Registers	0 - 78	0 - 2.0 us
Call Routine	2	50 ns
	10 - 358	250 ns - 8.9 us
Restore Registers	1 - 196	25 ns - 4.9 us
Restore FP Registers	0 - 58	0 - 1.5 us
	1 - 254	25 ns - 6.4 us

Real Time Operating System for SPARC

❑ Vx Works – Development

- UNIX Based**
- Network Based Environment**

TCP/IP Communications

Network File System (NFS)

Ethernet

PRONET

Shared Memory

Development Tools

Software:

❑ Compilers – C, Fortran, Pascal

Sun 3 – Cross Compilers

(-\$1000 for C, Fortran and Pascal)

Sun 4 – Compilers

(-\$1000 each for Fortran and Pascal, C comes with system)

❑ SPARCsim – Architectural Simulator

(-\$5K for object/- \$25K for source)

❑ RDBX – Remote Debugger and Monitor

C Based Monitor – Target Board/System

(-\$500 for object/- \$5K for source/- \$30K for buyout)

Remote DBX Tool – Host Side

(-\$ K for object/- \$50K for source)

SPARC Application Software Base

- ❑ The largest shrinkwrap software base of any RISC microprocessor
- ❑ Thousands of times the lines of application code for all other RISC microprocessors combined
- ❑ World Class software covering all major applications of computing:
 - Office Automation
 - Financial Services
 - VAX/VMS Emulation
 - Artificial Intelligence
 - Electronic Design Automation
 - Manufacturing
 - Mechanical CAD
 - CASE
 - Project Management
 - MS-DOS Emulation
 - Electronic Publishing
 - Databases
 - Graphics
 - Biomedical
 - Imaging
 - Mathematics & Earth Resources
- ❑ Growing at an exponential rate away from the competition





Figure 1-1. MC88100/MC88200 Block Diagram






Figure 1-2. MC88200 System Configuration

memory systems that do not need address translation. One of two sets of protection and control attributes may be applied to the transaction, with selection dependent on the supervisory or user mode of the processor.

If there is no ATC entry that matches the processor's logical address, an ATC "miss" occurs, and the MC88200 searches translation tables in memory for a correct translation.

1.3.1 Address Translation Tables

When an ATC miss occurs, the MC88200 issues waits on the P bus and requests ownership of the M bus. When the M bus is available, the MC88200 completes the bus arbitration sequence, assumes M bus ownership, and performs the table search. If no exception conditions occur, the required translation descriptor is loaded into the PATC. The MC88200 then completes the memory access, translating the address through the PATC. When the memory access is complete, the MC88200 signals the processor that the memory access

M68000 Operand sizes and storage of data in memory

Operand sizes:

- Byte (8 bits)
- Word (16 bits)
- Long word (32bits)

Almost all instructions allow definition of operand sizes:

M6809:

STA MEM
STD MEM

M68000:

MOVE.B D0, MEM
MOVE.W D0, MEM
MOVE.L D0, MEM

MOVE.B

15 7 0

	11

MOVE.W

15 7 0

22	11

MOVE.L

15 7 0

33	33
22	11

The M68000

- The M68000 is a 16 bit microprocessor
(externally 16 data bus pins)
internally it has a 32 bit data path
- It has 24 address lines
permitting an address range of 16 Mbytes
directly accessible (without MMU)
- Data and address lines are non multiplexed
- It is completely incompatible to earlier
(8 bit) microprocessors of Motorola
- 8 bit peripherals (e.g.PIA) may easily be
interfaced to the M68000

The use of micros

8 Bit machines:

'Simple' controllers of machines (coffee machine etc.)

Depending on speed requirements:

Interface cards

Control system (e.g. temperature control
mechanical systems
gas flow control for detector...)

Data acquisition

Simple development system (Rosy/Flex)

16 Bit machines:

More elaborate development systems (e.g Unix)

Fast controller cards

Data acquisition and control

32 bit machines:

Fast multi-user multi-tasking systems

Data evaluation


Number crunching (with coprocessor)

Graphics


Lecture summary

M68000 programmer's model

Data registers



Address registers



- Introduction
- Why 16 bit machines or why still 8 bit machines
- M68000 architecture (register layout)
- The 68000 instruction set

→ more addressing modes
→ features for operating system support
→ features for high level language support

- Interfacing the M68000 to memory and external hardware

→ asynchronous bus
→ interrupts
→ DMA and multiprocessing support

- M68020

→ cache memory
→ coprocessors

- Some aspects of the 80286

→ instruction set summary
→ on chip memory management

- M68010 Motorola
- 80386 Intel
- M68010 Motorola

Introduction

Where do we use micros?

- Controllers of machines

- coffee machine
- washing machine
- camera
- cars
- ... many more

micro controllers

- at university, in the laboratory:

- complex controllers
- interface cards e.g. ADC, TDC subsystems
- data acquisition
- control systems

- Development systems

- for program development e.g. programs used in controller cards as described above
- for data evaluation
- for administration
- for text processing
- for number crunching (physics simulation)

Would you use the same micro for all these applications?

Where is the limit between a micro computer and a mini computer (M68020, MicroVax)

Why do we go to 16/32 bit micros?

- It is more fun for the programmer!
- We need more computing power (a certain job has to be done in a fixed, very short time)
- The programs become so big, they do not fit into 64 kbytes of memory
- The instruction set is more adequate for high level languages or operating systems
- Faster response to external events

Goal of these lectures:

Show how to gain speed = computing power

Increasing the size of the data bus and increasing the clock frequency is not all


But . . .

Higher speed means


Higher complexity
Higher cost

M6809 programmer's model

Data registers:



Address registers:



Advantages of M68000 register layout

- More data registers:
 - > less memory access
 - > direct access to 32 bits of data
(internal 32 bit data and address bus)
- More address registers:
 - > more storage space for pointers
 - > faster table access

Example: (Add two values) Nr of cycles

register to register add:

ADD.L D1,D0 8+0


add with pointer in A0:

ADD.L (A0)+,D0 8+8


add with absolute address:

ADD.L Summand,D0 8+16

- Read Opcode
(1 memory access)
- Read address
(2 memory accesses)
- Read summand
(2 memory accesses)



The status register



A look at the M68000 instruction set

Most instructions in a program are data movements
(try to compare the number of instructions listed
below to any other type of instructions like arithmetic
logical etc.)

M6809

M68000

MOVE SOURCE,DESTINATION

LDA	STA	MOVE MEM,D0	MOVE D0,MEM
LDB	STB	MOVE MEM,D1	MOVE D1,MEM
LDX	STX	MOVE.L MEM,A0	MOVE.L A0,MEM
LDY	STY	MOVE.L MEM,A1	MOVE.L A1,MEM
LDU	STU	MOVE.L MEM,A7	MOVE.L A7,MEM
LDS	STS	same as MOVE.L MEM,SP	MOVE.L SP,MEM
LEAX			
LEAY			
LEAX	OFFSET,PCR	LEA	OFFSET(PC),A0
PSHS	PULS	MOVE.L D0,-(SP)	MOVE.L (SP)+,D0
PSHU	PULU		

Many data movement instructions are replaced
by the MOVE instruction

More on instructions

All the instructions you know from the M6809 are there:
arithmetic instructions:
ADD, SUB, LSR, LSL, ROL, ROR, MULU, MULS, DIVU, DIVS....
as well as the branch instructions:
BRA, BR_{CC} where CC may be EQ, NE, CC, CS....

The branch instruction allow offset size specification:

BRA.S	OFFSET	8 bit offset
BRA	OFFSET	16 bit offset

Some Goodies

DB	CC	If (conditions false)
		then Dn-1 → Dn
DBRA		If Dn = -1
DBEQ		then PC+d → PC
DBCC...		else PC+2 → PC (fall through to next instruction)

Syntax: DBRA D0,Loop

Example:

- * Program waits for a peripheral to respond
- * within a given time. Response is signalled
- * by a flag bit in the I/O chips status register


some stuff here

	MOVE.L	*IOChip_Address,A0	A0 points to the I/O chip
*			
	MOVE.W	*Time_Out,D0	Timeout count
Timeout_Loop			
*	BTST.B	*IOFlag(A0),D0	See if peripheral responded
*			
	DBNE	D0,TimeOut_Loop	wait if timeout not expired
*			

More Goodies

Talking to 8 bit peripherals:

MOVE.L D0,Peripheral does not work on 8 bit peripherals



MOVEP.L D0,IORFG(A0)

Sends 4 bytes of data to the peripheral incrementing the address by 2 after each memory cycle.

The students' favorite subject: Addressing modes

M6800

Inherent:
CLRA

Immediate
LDA #\$50

Extended, Direct
LDA \$50

Indexed
LDA ,X
LDA OFFSET,X

Accumulator offset from
register
LDA B,X
LDY D,X

M68000

Address/Data register direct
CLR.W D0

Immediate
MOVE.W #\$50,D0

Absolute short/long address
MOVE.W \$8700.W,D0
address is sign extended thus
picks up data at \$FF8700
MOVE.W \$8700.L,D0

Address register indirect
MOVE.W (A0),D0

Address register indirect
with displacement
MOVE.W OFFSET(A0),D0₁₆

Address register indirect with
index
MOVE.W OFFSET(A0,D1),D0₈

More on addressing modes

Autoincrement/decrement
from register

LDD ,X++

Address register indirect
with postincrement

MOVE.W (A0)+,D0

(increments A0 by 2
increments A0 by 4 if
longword transfer)

Extended Indirect

LDA [\$F000]

PC relative

LDA OFFSET,PC

Program counter with
displacement

MOVE.W OFFSET(PC),D0

Program counter with Index

MOVE.W OFFSET(PC,D1.L),D0

Instructions specially suited for
implementations of high level languages

Imagine a PASCAL procedure:

```
procedure example(var
                    first_par: integer;
                    second_par : real);

var

    local_variable_1 : integer;
    local_variable_2 : real;

begin

    (* some code *)

end;
```

The variable local_variable_1&2 are completely local to the procedure (they cannot be seen in the main program). The best place to store these variables is therefore the stack.

The H68000 instructions LINK and UNLK provide the ideal tool for easy allocation of space for local variables on the stack

LINK

OPERATION: $RA \leftarrow (RA); SP \rightarrow RA; SP+d \rightarrow SP$

ASSEMBLER SYNTAX: `LINK RA, # <displacement>`

FEATURES: UNSIZED

DESCRIPTION: THE CURRENT CONTENT OF THE SPECIFIED ADDRESS REGISTER IS PUSHED ONTO THE STACK. AFTER THE PUSH, THE ADDRESS REGISTER IS LOADED FROM THE UPDATED STACK POINTER. PLACING THE
 THE WORDS ON THE STACK. A DISPLACEMENT
 IS SPECIFIED TO ALLOCATE STACK AREA

LINK AND UNLK C, BE USED TO MAINTAIN A LINKED LIST OF LOC, DATA AND PARAMETER AREAS ON THE STACK FOR SEVERAL SUBROUTINE CALLS


INSTRUCTIONS SPECIFICALLY SUITED FOR IMPLEMENTATIONS OF HIGH LEVEL LANGUAGES

LINK AND UNLK


SYNTAX: `LINK RA, #DISPLACEMENT`

EXAMPLE: `LINK A6, #LOCAL_PARAMETERS`

- FUNCTIONS:
- 1) PUSH CURRENT CONTENT OF ADDRESS REGISTER ONTO THE STACK
 - 2) AFTER THE PUSH LOAD THE ADDRESS REGISTER WITH THE UPDATED STACK POINTER
 - 3) THE DISPLACEMENT IN THE INSTRUCTION IS ADDED TO THE POINTER




LINK IS EXECUTED AT ENTRY INTO THE SUBROUTINE TO ALLOCATE THE STACK SPACE NEEDED OF LOCAL VARIABLES



76 | 10004

RED: AFTER FIRST
SUBROUTINE CALL



RG : 10004 + DISPLACEMENT
(RED) + 4

BLUE: AFTER SECOND
SUBROUTINE CALL

INSTRUCTIONS SPECIFICALLY SUITED FOR
IMPLEMENTATIONS OF HIGH LEVEL LANGUAGES

LINK AND UNLINK


SYNTAX: LINK Rn, #DISPLACEMENT

EXAMPLE: LINK AC, #LOCAL.PREAMBLES

FUNCTION: 1) PUSH CURRENT CONTENT OF ADDRESS REGISTER
ONTO THE STACK

2) AFTER THE PUSH LOAD THE ADDRESS REGISTER

TO STACK POINTER



RG : 2020 2020

RG : 10004

REG: AFTER FIRST
SUBROUTINE CALL

LINK IS EXECUTED AT ENTRY INTO THE SUBROUTINE
TO ALLOCATE THE STACK SPACE NEEDED OF LOCAL
VARIABLES

INSTRUCTIONS SPECIFICALLY SUITED FOR
IMPLEMENTATIONS OF HIGH LEVEL LANGUAGES


LINK AND UNLINK

SYNTAX: LINK Rn, #DISPLACEMENT

EXAMPLE: LINK AC, #LOCAL.PREAMBLES

FUNCTION: 1) PUSH CURRENT CONTENT OF ADDRESS REGISTER
ONTO THE STACK

2) AFTER THE PUSH LOAD THE ADDRESS REGISTER



RG : 2020 2020

RG : 10004 + DISPLACON,
(REG) + 4

REG: AFTER SECOND
SUBROUTINE CALL

LINK IS EXECUTED AT ENTRY INTO THE SUBROUTINE
TO ALLOCATE THE STACK SPACE NEEDED OF LOCAL
VARIABLES

THE UNLW INSTRUCTION

SYNTAX: UNLW Rn

EXAMPLE: UNLW R6

FUNCTION: THE STACK POINTER IS LOADED FROM THE SPECIFIED REGISTER. THE ADDRESS REGISTER IS THEN LOADED WITH THE LONGWORD PULLED OFF THE STACK

10000

20 20
20 20
0001
0004

R6: 10004 +
DISPLACEMENT (R0) + 4

THE UNLW INSTRUCTION

SYNTAX: UNLW Rn

EXAMPLE: UNLW R6

FUNCTION: THE STACK POINTER IS LOADED FROM THE SPECIFIED REGISTER. THE ADDRESS REGISTER IS THEN LOADED WITH THE LONGWORD PULLED OFF THE STACK

10000

20 20
20 20
0001
0004

R6: 10004 +
DISPLACEMENT (R0) + 4

SP →
SP →→

R0: AFTER FIRST
RETURN


SP →→

THE UNLW INSTRUCTION:

SYNTAX: UNLW A_n


EXAMPLE: UNLW A6

FUNCTION: THE STACK POINTER IS LOADED FROM THE SPECIFIED REGISTER. THE ADDRESS REGISTER IS THEN LOADED WITH THE LONGWORD PULLED OFF THE STACK




REMARK: THE STATE OF THE REGISTERS AFTER THE SECOND RETURN IS THE SAME AS BEFORE THE FIRST CALL

M6809



M68000




Conclusion:


16 Bit machine: Higher speed, bigger address range, more complexity, higher cost

8 Bit machine: Lower speed, limited address range (but sufficient for most applications) less complex and thus less difficult to

TRANSFER THE M6808 TO MEMORY



M6808
CPU



MEMORY
8 BITS



DATA
8 BITS

ADDRESS
BUS
16 BITS

INTERFACING THE M68000 TO EXTERNAL MEMORY

(SYNCHRONOUS BUS)


$\overline{P/\overline{M}}$ $\overline{M/\overline{E}}$



WHAT CAN BE DONE IF THE MEMORY IS TOO SLOW?

- BUY FASTER (MORE EXPENSIVE) MEMORY
- CHANGE SYSTEM CLOCK FREQUENCY
(DEGRADES SYSTEM PERFORMANCE)

IN A WORKING SYSTEM REPLACEMENT OF SLOW
MEMORY BY HIGH SPEED MEMORY DOES NOT
IMPROVE SYSTEM PERFORMANCE!



2/4

MOVE.W D0, MEM




OK!

BUT...

MOVE.B D0, MEM

DESTROYS

VALID DATA!




WHAT HAPPENS IF THE MEMORY ADDRESS IS WRONG ?

MOVE.L ϕ , INVALID


NO STACK IS GENERATED $\Rightarrow$ MACHINE HANGS

FIGURE 8 - WRITE CYCLE TIMING



NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

FIGURE 9 - READ CYCLE TIMING



NOTES

1. Setup time for the asynchronous inputs $\overline{BGACK}$, $\overline{FLO/FC2}$, and $\overline{VPA}$ guarantees their recognition at the next falling edge of the clock.
2. $\overline{BR}$ need fall at this time only in order to insure being recognized at the end of this bus cycle.
3. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

AC ELECTRICAL SPECIFICATIONS V_{CC} = 5.0 Vdc ±5% V_{SS} = 0 Vdc TA = 0°C to 70°C See Figures 5 and 6


Number	Characteristic	Symbol	4 MHz MC68000L4		8 MHz MC68000L6		8 MHz MC68000L8		10 MHz MC68000L10		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
1	Core Period	T _{CP}	240	500	167	500	125	500	100	500	ns
2	Core Width Low	T _{CL}	115	250	75	250	55	250	45	250	ns
3	Core Width High	T _{CH}	115	240	75	240	55	240	45	240	ns
4	Core Lat Time	T _{CLT}	10	10	10	10	10	10	10	10	ns
5	Core Rise Time	T _{CR}	10	10	10	10	10	10	10	10	ns
6	Core Low to Address	T _{CLAV}	40	40	40	40	40	40	40	40	ns
6a	Core High to EC Valid	T _{CHCV}	40	40	40	40	40	40	40	40	ns
7	Core High to Address Data High Impedance Minimum	T _{CHAZ}	120	120	100	100	80	100	70	100	ns
8	Core High to Address EC Invalid Minimum	T _{CHAZV}	0	0	0	0	0	0	0	0	ns
9	Core High to AS DS Low Minimum	T _{CHSL}	40	40	40	40	40	40	40	40	ns
10	Core High to AS DS Low Maximum	T _{CHSLH}	0	0	0	0	0	0	0	0	ns
11	Core High to AS DS High Minimum	T _{CHSH}	50	50	30	50	30	50	20	50	ns
11a	Core High to AS DS High Low AS Write	T _{CHVSL}	80	70	60	60	40	60	30	60	ns
12	Core Low to AS DS High	T _{CLSH}	90	90	60	60	40	60	30	60	ns
13	AS DS High to Address EC Invalid	T _{ASAZ}	60	40	30	30	20	20	10	20	ns
14	AS DS High Low Invalid AS Write	T _{SL}	50	30	20	20	10	10	0	10	ns
15	AS DS High Low Invalid	T _{SLH}	20	10	10	10	0	10	0	10	ns
16	Core High to AS DS High Impedance	T _{CHSZ}	120	100	100	80	70	100	70	100	ns
17	AS DS High to H W High Impedance	T _{SHHH}	60	50	40	40	30	40	20	40	ns
18	Core High to H W High Impedance	T _{CHHH}	0	0	0	0	0	0	0	0	ns
19	Core High to H W High Minimum	T _{CHHL}	0	0	0	0	0	0	0	0	ns
20	Core High to H W Low	T _{CHHL}	90	70	60	60	40	60	30	60	ns
21	Address Valid to H W Low	T _{AVHL}	45	25	20	20	0	20	0	20	ns
22	EC Valid to H W Low	T _{ECVHL}	40	20	0	0	0	0	0	0	ns
23	H W Low to DS Low Invalid	T _{HWSL}	20	10	10	10	0	10	0	10	ns
24	Core Low to Data Out Valid	T _{CLDO}	0	0	0	0	0	0	0	0	ns
25	DS High to Data Out Valid	T _{SHDO}	0	0	0	0	0	0	0	0	ns
26	Data Out Valid to DS Low Invalid	T _{DOSL}	0	0	0	0	0	0	0	0	ns
27	Core Low Setup Time	T _{CLSU}	0	0	0	0	0	0	0	0	ns
28	DS High Setup to DS High High	T _{SHSU}	0	0	0	0	0	0	0	0	ns
29	DS High to Data Invalid Time	T _{SHDI}	0	0	0	0	0	0	0	0	ns
30	DS High to Data Setup Time	T _{SHSU}	0	0	0	0	0	0	0	0	ns
31	DS High to Data Setup Time	T _{SHSU}	0	0	0	0	0	0	0	0	ns
32	DS High to Data Setup Time	T _{SHSU}	0	0	0	0	0	0	0	0	ns
33	Core High to DS Low	T _{CHCL}	0	0	0	0	0	0	0	0	ns
34	Core High to DS High	T _{CHCH}	0	0	0	0	0	0	0	0	ns
35	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
36	DS High to DS High	T _{DHCH}	0	0	0	0	0	0	0	0	ns
37	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
38	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
39	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
40	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
41	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
42	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
43	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
44	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
45	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
46	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
47	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
48	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
49	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
50	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
51	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
52	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
53	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
54	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
55	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
56	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
57	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
58	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
59	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns
60	DS Low to DS High	T _{DLCH}	0	0	0	0	0	0	0	0	ns

NOTES

1. For a timing parameter of less than or equal to 500 picoseconds subtract 5 nanoseconds from the values given in these columns.
2. Active value depends on clock period.
3. If not satisfied for both DTACK and BTAH, 640 may be 0 ns.
4. After VCC has been applied for 100 ms.
5. For V_{CL}, H_{CL} and H_{CL} must be 0 and 0.14A are core clock period less than the given number.
6. If the active time (H_{CL}) requirements are satisfied the DTACK core to data setup time (H_{CL}) requirement can be ignored. The data must only satisfy the data to clock low setup time (H_{CL}) for the following cycle.

Interrupts

M6809




When an interrupt arrives:


- CPU saves machine state after end of current instruction
- CPU picks up start address of interrupt service routine at fixed memory address
- CPU executes routine at this address
- 3 levels of priority: FIRO, IRQ, NMI
- Polling is necessary if more than 1 device is used on same interrupt line

Interrupts

M68000 Vectored interrupts



M68000 Interrupt sequence




M68000 function code bits

FC2	FC1	FC0	Cycle type
0	0	0	Undefined (reserved)
0	0	1	User data space
0	1	0	User program space
0	1	1	Undefined (reserved)
1	0	0	Undefined reserved
1	0	1	Supervisor data space
1	1	0	Supervisor program space
1	1	1	CPU space

The function code bits may be used to implement (in hardware) memory protection features. Important: Make access to system resources impossible for user programs. To access system resources they must call the operating system (running in supervisor mode).

Figure 6-1: One master on the M68000 bus



M68000 bus arbiter

Requesting bus master

Request the bus

Assert BR

Grant Bus

Assert BG

Acknowledge Bus Mastership

- 1) External arbitration determines next master
- 2) Next bus master waits for current cycle to complete
- 3) Next bus masters asserts BGACK to become new master
- 4) Bus master negates BG

Terminate Arbitration

Negate BG


Operate as bus master

Perform data transfers

Release Bus

Negate BACK

Rearbitrate or resume



Pin Number	Function
A1	R/W
A2	A1
A3	A31
A4	A28
A5	A29
A6	A23
A7	A22
A8	A19
A9	VCC
A10	GND
A11	A14
A12	A11
A13	A8
B1	GND
B2	FC
B3	FC
B4	A30
B5	A27
B6	A24
B7	A20
B8	A18
B9	GND
B10	A15
B11	A13
B12	A10
B13	A6
C1	RST
C2	CLOCK
C3	GND
C4	A0
C5	A29
C6	A25
C7	A21
C8	A17
C9	A16
C10	A12
C11	A9
C12	A7
C13	A5

Pin Number	Function
D1	VCC
D2	VCC
D3	VCC
D4	D11
D5	A4
D6	A3
E1	FC
E2	FC
E3	VCC
E4	A2
E5	FC
F1	A20
F2	FC
F3	FC
F4	GND
F5	FC
G1	FC
G2	A21
G3	FC
G4	VCC
G5	GND
G6	VCC
H1	FC
H2	FC
H3	FC
H4	FC
H5	GND
J1	FC
J2	FC
J3	GND
J4	FC
J5	FC


Pin Number	Function
K1	GND
K2	FC
K3	GND
K4	D1
K5	D8
L1	A5
L2	FC
L3	D8
L4	D2
L5	D2
L6	D19
L7	GND
L8	D15
L9	D11
L10	D7
L11	GND
L12	D3
L13	D2
M1	D5
M2	D29
M3	D26
M4	D24
M5	D21
M6	D18
M7	D16
M8	VCC
M9	D13
M10	D10
M11	D6
M12	D5
M13	D4
N1	D31
N2	D28
N3	D25
N4	D22
N5	D20
N6	D17
N7	GND
N8	VCC
N9	D14
N10	D12
N11	D9
N12	D8
N13	VCC

The VCC and GND pins are separated into three groups to provide individual power supply connections for the address bus buffers, data bus buffers, and all other output buffers and internal logic.


Group	VCC	GND
Address Bus	A9 D3	A10 B9 C3 F12
Data Bus	M8 N8 N13	L7 L11 N7 K3
Logic	D1 D2 F3 G1 G4	G12 H13 J5 K1

M68020 dynamic bus sizing

Memory (32 bits wide)



Memory (16 bits wide)



This works because memory signals not only end of memory cycle (DTACK) but also transfer size

DSACK0	DSACK1	
1	1	Wait
1	0	8 bit transferred
0	1	16 bit transferred
0	0	32 bits transferred






Figure 1-5. MC68020 Pipeline

The M68020 instruction cache


- Most time is lost in memory cycles because the chip has to send signals off and acquire signals external to the chip.
- Data may be kept in registers. Instruction codes may not



- Most time in a program is spend in small loops




How the cache works



- When at the index generated by A2-A7 a tag word identical to A8-A31 is found, the FC2 bit coincides with the FC2 bit in the cache tag field and the V bit is set to true then a cache hit occurs

Some special instructions to cache control

- Cache control is executed by writing data into the cache control register




Access to these registers is given by the special instruction:

```
MOVEC Rn,Rc
MOVEC Rc,Rn
```

The Rc then defines CAAR (Cache address register) or the CACR (Cache control register)

- E Enable cache
- F Freeze cache
- CE Clear entry
- C Clear cache

The M68020 coprocessor interface



- In CPU space at \$20000-\$2001F registers of first coprocessor
- Up to 8 coprocessors possible
- CP-IDs

000	MC68851	PMMU
001	MC68881	Floating point coprocessor


The M68020 coprocessor interface

- Specialized coprocessors may still augment the M68020 processing power

Typical examples: Floating point coprocessor
Memory management unit (MMU)
Graphics coprocessor
at Cern: Fastbus coprocessor

- a coprocessor is not an I/O chip !!!
- a coprocessor has a special interface
- a coprocessor extends the M68020 instruction set

Coprocessor instructions:




- \$F in the high order 4 bits of an M68020 instruction mean: instructions to be executed by a coprocessor
- If no coprocessor with identifier CP-ID is available the M68020 (as the M68000) generates a trap (SWI). Like this coprocessor instructions can be emulated in software.

Some aspects of the Intel 80286

- Intel's high end 16 bit microprocessor
- 16 data lines, 24 address lines multiplexed
- segmented memory
- optimized capabilities for multitasking systems

The programmer's model



Conclusion:


Less registers than the M68000 and register use is defined. Registers are 16 (not 32) bits wide.

- In addition to the general purpose registers we find 4 segment registers:

CS		Code segment selector
DS		Data segment selector
SS		Stack segment selector
ES		Extra segment selector

The segment registers are use automatically as follows:


Instructions	Code (CS)	Automatic with prefetch
Stack:	Stack (SS)	All stack push and pops
Local Data	Data (DS)	All data references exept stack and strings
External Data	Extra (ES)	Aliernate data segment and sting operations



- In real address mode the 80286 offers an address range of 1Mbyte (20 address lines). However to exceed 64kbytes the corresponding segment register has to be loaded. (This correponds to a memory resident overlay)


11.2 PACKAGE DIMENSIONS AND PIN ASSIGNMENT

Address generation in real address mode




MC68020
RC Suffix Package
Preliminary
Mechanical
Detail

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	34.18	34.90	1.345	1.375
B	34.18	34.90	1.345	1.375
C	2.67	3.17	.100	.150
D	.46	.51	.017	.019
E	2.54 BSC		.100 BSC	
F	4.32	4.67	.170	.190
V	1.74	2.78	.085	.095



The 80286 protected virtual mode

- Used in multitasking systems to protect a task's address space from access by other tasks



The descriptor is loaded from memory into a descriptor cache when the corresponding segment register is changed

Reserved	
Access rights	Base 23-16
Base	15-0
Limit	15-0

Technical Summary Second Generation 32-Bit Enhanced Microprocessor

The MC68030 is the industry's second generation 32-bit enhanced microprocessor. The MC68030 is a virtual memory microprocessor based on an MC68020 core with additional enhanced performance features. Increased internal parallelism is provided by multiple internal data buses and address buses and a versatile bus controller that supports two-clock cycle bus accesses and one-clock cycle burst accesses in order to maximize performance with paged mode, nibble mode, and static column DRAM technology. A 256-byte on-chip instruction cache in addition to a 256-byte data cache improves data flow to the execution unit and further boosts performance. On-chip paged memory management reduces the minimum physical bus cycle time to two clocks, and provides zero translation time to any bus cycle. The paged memory management structure can be enabled/disabled by software for applications not requiring the memory management feature. The rich instruction set and addressing modes of the MC68020 have been maintained allowing a clear migration path for M68000 systems.

The main features of the MC68030 are:

- Object Code Compatible with the MC68020 and Earlier M68000 Microprocessors
- Complete 32-Bit Non-Multiplexed Address and Data Buses
- Sixteen 32-Bit General Purpose Data and Address Registers
- Two 32-Bit Supervisor Stack Pointers and 10 Special Purpose Control Registers
- 256-Byte Instruction Cache and 256-Byte Data Cache that can be Accessed Simultaneously
- Paged Memory Management Unit that Translates Addresses in Parallel with Instruction Execution
- Two Transparent Segments Allow Untranslated Blocks to be Defined for Systems that Transfer Large Blocks of Data to Predefined Addresses, e.g., Graphics Applications
- Pipelined Architecture with Increased Parallelism Allows Accesses from Internal Caches to Occur in Parallel with Bus Transfers and Multiple Instructions to be Executing Concurrently
- Enhanced Bus Controller Supports Asynchronous Bus Cycles, Synchronous Bus Cycles that can Operate in Two Clocks, and Burst Data Transfers that can Operate in One Clock, all with Physical Addresses
- Dynamic Bus Sizing Supports 8-/16-/32-Bit Memories and Peripherals
- Complete Support for Coprocessors with the M68000 Coprocessor Interface
- 4-Gigabyte Direct Addressing Range
- Implemented in Motorola's HCMOS Technology that Allows CMOS and HMOS (High Density NMOS) Gates to be Combined for Maximum Speed, Low Power, and Small Die Size
- Selection of Processors Speeds: 16.67 and 20 MHz




Figure 1. MC68030 Block Diagram

This document contains information on a new product. Specifications and information herein are subject to change without notice.






Figure 1-1. MC68030 Block Diagram

HIGH PERFORMANCE MICROPROCESSOR WITH INTEGRATED MEMORY MANAGEMENT

- The 80386 is an advanced 32-bit microprocessor designed for applications needing very high performance and optimized for multitasking operating systems. The 32-bit registers and data paths support 32-bit addresses and data types. The processor addresses up to four gigabytes of physical memory and 64 terabytes (2⁴⁶) of virtual memory. The integrated memory management and protection architecture includes address translation registers, advanced multitasking hardware and a protection mechanism to support operating systems. In addition, the 80386 allows the simultaneous running of multiple operating systems.

The 80386 offers new testability and debugging features. Testability features include a self-test and direct access to the page translation cache. Four new breakpoint registers allow conditional or unconditional breakpoint traps on code execution or data accesses, for powerful debugging of even ROM-based systems.

[illegible]

231630-48

MS-DOS is a Trademark of MicroSoft Corporation.

from Intel. **October 198**
Order Number: 231630-00

Product Preview

Third-Generation, 32-Bit Very High Performance Microprocessor

The MC68040 is Motorola's third generation of M68000-compatible, high-performance, 32-bit microprocessors. The MC68040 is a virtual memory microprocessor employing multiple, concurrent execution units and highly integrated architecture to provide very high performance in a monolithic HCMOS device. On a single chip, the MC68040 integrates an MC68030-compatible integer processing unit (IPU), an IEEE-compatible (ANSI/IEEE Standard 754), floating-point unit, fully independent 8K-byte instruction and data caches, and a paged memory management unit (MMU). A high degree of instruction execution parallelism is achieved through the use of multiple independent execution pipelines, multiple internal buses, and full internal Harvard architecture, including separate physical address space caches for both instruction-stream and data-stream accesses. With the inclusion of bus monitoring hardware, the MC68040 directly supports multiprocessing applications.

The MC68040 is user object-code compatible with previous members of the M68000 family and is specifically optimized to reduce the execution time of compiler-generated code. The MC68040 is implemented in Motorola's latest HCMOS technology, providing an ideal balance between speed, power, and physical device size.

The main features of the MC68040 are as follows:

- User Object-Code Compatibility with All Earlier M68000 Microprocessors
- Integer Unit Rated at 15 MIPS
- IEEE-Compatible Floating-Point Unit Rated at 4 MFLOPS
- 8K-Byte Instruction Cache and 8K-Byte Data Cache Can Be Accessed Simultaneously
- Multimaster/Multiprocessor Support via Bus Monitoring
- 32-Bit, Nonmultiplexed Address and Data Buses
- Concurrent Integer Unit, Floating-Point Unit, Bus Controller, and Snoop Controllers Maximize Throughput
- 4-Gigabyte Direct Addressing Range
- Software Support Including Optimizing C Compiler and UNIX System V Port

Figure 1 is a simplified block diagram of the MC68040. Instruction execution is pipelined in both integer and floating-point execution units, and the independent caches are attached to a multiple internal bus system.

The MC68040 IPU implements the MC68030 instruction set and is fully user object-code compatible with all previous members of the M68000 Family. The IPU has been optimized to significantly reduce the execution time of compiler-generated code.

The on-chip floating-point unit is user object-code compatible with the MC68882 floating-point coprocessor and conforms to the ANSI/IEEE Standard 754 for binary floating-point arithmetic. Dedicated hardware in the floating-point unit directly supports the most commonly used floating-point instructions and significantly reduces average instruction execution time. Less frequently used instructions are efficiently emulated in software maintaining compatibility with the MC68882.

This document contains information on a product under development. Motorola reserves the right to discontinue this product without notice.



Intel 80860: Advanced Semiconductor Technology

- **Multiple resources on single chip**
 - 32 bit integer and control unit
 - 32/64 bit pipelined floating point units
 - 64 bit 3-D graphics unit
 - Internal translation lookaside buffer
 - 4 KByte instruction cache
 - 8 KByte data cache
- **Parallelism with pipelining, multiple functional units**
- **High peak performance with single chip**
 - 80 MFlops single precision
 - 60 MFlops double precision
 - 64 bit and 128 bit internal data paths

Intel 80860: Multiple Resources on Single Chip

