



INTERNATIONAL ATOMIC ENERGY AGENCY
UNITED NATIONS EDUCATIONAL, SCIENTIFIC AND CULTURAL ORGANIZATION

INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS

ICTP, P.O. BOX 586, 34100 TRIESTE, ITALY, Cable: CENTRATOM TRIESTE



SMR/443 - 3

**ICTP - INFN COURSE IN
"BASIC VLSI DESIGN TECHNIQUES"**
6 November - 1 December 1989


DIGITAL DESIGN

**"Algorithmic State Machines"
and
"Realizing Logic in Hardware"**

A. DE GLORIA
Dipartimento di Ing., Biofisica ed Elettronica
Università di Genova
Via all'Opera Pia 11/A
16145 Genova
Italy

The microarchitecture of any computing unit can be subdivided into 2 parts:

- The control part
 - The Data Path.
- The Data Path is composed of hardware structures that perform data transformation and data storage.
- The Control Part performs the control of the flux of the algorithm the computing machine has to accomplish.



(i)

The control part, on the basis of external controls and of the data path status, and of the present machine state, decides what commands have to be send to the data path in order to perform a given algorithm.

The state of the machine implies the knowledge of present and past conditions to determine future behaviour.

At a given instant the control part perform a logic function which, by using appropriate input information, moves at the proper time to the next state -

A control part is then composed of two parts:


- COMBINATIONAL PART

That performs the logic function that moves from the current state to the next state and determines the proper output signals for the data path.

- STORAGE PART

That loads the state of the control part.

ALGORITHMIC STATE MACHINES (ASM)



THE CONTROL PART CAN BE SYNTHESISED BY USING DIFFENT METHODS - ONE OF THEM IS THE

ALGORITHMIC STATE MACHINES

METHOD ..

SUBDIVIDED THE CONTROL PART INTO TWO TYPES:

SYNCHRONOUS CP (SCP)

ASYNCHRONOUS CP (ACP)

- * SCP CHANGE THEIR STATE ACCORDING TO AN EXTERNAL SIGNAL, THE CLOCK. THEY CAN HAVE TWO TYPES OF INPUT SIGNALS: SYNCHRONOUS AND ASYNCHRONOUS. THE FORMER MANTAIN A CONSTANT RELATION WITH CK; THE LATTER ARE COMPLETELY INDEPENDENT FROM CK.
- * IN ACP THE CHANGE OF STATE IS ONLY DUE TO THE CHANGE OF VALUE OF THE INPUT SIGNALS.

The design of an ASR implies the determination of the two equations:

$$X_N \leftarrow f(X_P, IN)$$

where X_N = the next state

X_P = the present state
 IN = the input signals

$$OUT \leftarrow g(X_P, IN)$$

where OUT = output signals.

The two equations are derived from the algorithm that describes the behaviour of the machine.

An algorithm can be expressed through two types of statements:

* Transformation statements:

They specify operations performed by the data path, and represent commands issued by the control part.

A transformation can be determined by:

- the state of the machine,
- both the state and inputs

* Control statements:

They specify how to control the flux of the algorithm on the basis of the present state and of the input signals.

Example

2 bit up-down synchronous counter
with set and reset.

start:

s0: if reset then $out = \phi$, goto s0
else if set then $out = 11$, goto s3
else if up then $out = 1$, goto s1
else $out = 11$, goto s3

s1: if reset then $out = \phi$, goto s0
else if set then $out = 1$, goto s3
else if up then $out = \phi$, goto s2
else $out = \phi$, goto s0.


s2:

;

;

s3: - - - .

if ----- decision statement
 $out = 1$ transformation statement.



TRUTH TABLE

RESET	SET	UP	P.STATE	N.STATE
1	-	-	--	00
ϕ	1	-	--	11
ϕ	ϕ	ϕ	$\phi\phi$	11
ϕ	ϕ	1	$\phi\phi$	$\phi 1$
ϕ	ϕ	ϕ	$\phi 1$	$\phi\phi$
ϕ	ϕ	1	$\phi 1$	1ϕ
ϕ	ϕ	ϕ	1ϕ	$\phi 1$
ϕ	ϕ	1	1ϕ	11
ϕ	ϕ	ϕ	11	1ϕ
ϕ	ϕ	1	11	$\phi\phi$


ASM CHARTS

The ASM CHARTS are a graphic method for defining the algorithm the ASM executes. The ASM CHARTS are also very useful in the synthesis of the ASM.

An ASM CHART is composed of three symbols:

- STATE
- DECISION
- CONDITIONAL OUTPUT

STATE SYMBOL




where:

X : is the binary code assigned to the state

Y : is the name of the state

Z : is the list of the active outputs


DECISION SYMBOL




It describes the inputs of the ASM, and has two outputs.

The output is selected according to the value of the boolean expression.

Example:



CONDITIONAL OUTPUT SYMBOL



where :


Z is the list of the active outputs.

It has been introduced to represent the direct dependence of the outputs on the inputs.


It must be always followed by a state symbol, and must always follow a decision symbol.

SOME COMMON ERRORS OFTEN OCCUR
IN THE DESIGN OF ASY CHARTS.

THEY CAN BE:





A machine cannot have two states at the same time. No rule is shown to select one state between b and c.



It is not possible to decide what is the next state -

The right configurations are:




This configuration is called:


WAITING LOOP

SYNTHESIS FROM AN ASM CHART


Consider the following ASM chart.



The synthesis process allows to design the function performed by the combinational logic of an ASM.




WAITING LOOPS WITH CONDITIONAL OUTPUTS
MUST BE AVOIDED.




This configuration is valid for synchronous machines only.

In asynchronous machine it produces a continuous state change



WRONG




RIGHT

- The first step is to perform the state assignment

of binary state variable values to states.

- In synchronous state machines with synchronous inputs the assignment can be arbitrary.

We choose to have two state variables (A, B) with the following state assignment.



54

The second step is to design the truth table of the combinational logic.

INPUT	OUTPUT				
	Z	BA	BA	CMD1	CMD2
0	00	10	10	1	1
1	00	11	11	1	0
-	10	00	00	0	0
-	11	00	00	0	1

$$B = \overline{B} \cdot \overline{A} \cdot \overline{Z} + \overline{B} \cdot A \cdot Z = \overline{B} \cdot \overline{A}$$

$$A = \overline{B} \cdot \overline{A} \cdot Z$$

$$\text{CMD1} = \overline{Z} \cdot \overline{A} \cdot \overline{B} + B \cdot A$$


$$\text{CMD2} = \overline{B} \cdot \overline{A}$$

The KARNAUGH MAPS CAN BE USED TO
MINIMIZE LOGIC EQUATIONS

CLASSIFICATION OF THE
ALGORITHMIC STATE MACHINES

The ASM's have been sub-divided into 5 classes

The schematic diagram of an ASM
is the following:




This schematic includes the all 5 classes
and it represents the more general ASM.

CLASS \emptyset MACHINE:

The class \emptyset machine is composed of
a combinational circuit:



It has only one state. The output are
always of conditional type.



CLASS I MACHINE



the Next state does not depend on the current one
and the outputs do not depend on inputs.


A class I machine is described by the
following equations:

$$x \leftarrow f(in)$$

$$out \leftarrow g(x)$$

An ASN CHART for a CLASS I machine
does not contain any conditional outputs.


Example:



Truth table

INPUTS A	x	y	OUTPUTS $u_1 u_2 u_3$
\emptyset	1	1	$\emptyset \emptyset 1$
1	\emptyset	\emptyset	$1 \emptyset \emptyset$

CLASS 2 MACHINE




The class-2 machines do not have any input, the outputs only depend on the state.

$$\begin{aligned} OUT &= g(x) \\ x &= f(x) \end{aligned}$$

These machines execute sequences of states, an example is given by the synchronous counter.

An ASM CHART for this class does not contain any decision symbol.

CLASS 3 MACHINE




A state depends on both the previous state and the inputs - it is described by the following equations:

$$\begin{aligned} x &\leftarrow f(x, w) \\ OUT &\leftarrow g(x) \end{aligned}$$


Example:

Design a synchronous counter with an input P and an output Z . If P is true the counter counts up to five, otherwise the counter counts up to 3.

Z signals when the counter reaches the value ϕ .




$A, B, C = \text{state variables}$



Truth table

INPUT RSTATE	N.STATE OUT		
	P	CBA	Z
- 000	001	1	
- 001	010	0	
0 010	000	0	
1 010	011	0	
- 011	100	0	
- 100	000	0	

CLASS-4 MACHINE



A class-4 machine chart can contain conditional outputs-

• 8


Design an ASM which with the input of
the form:



outputs the following waveform:



We can use a SYNCHRONOUS ASM with
clock signal whose period is very
short with respect to the input signal period.



INPUTS	PRESENT STATE	NEXT STATE		OUTPUTS
		A	B	
0	00	00	00	0
1	00	01	01	0
-	01	10	10	1
1	10	10	10	0
0	10	11	11	0
-	11	00	00	1

state assignment

A	B	0	1
		a	b
φ	0	a	b
1	1	d	c

FLIP-FLOP

SET-RESET

It is the most simple asynchronous ASI and it is also the basic component to build an asynchronous ASI.

It has two inputs: R, S

and two outputs: Q, \bar{Q}

The R input signal causes the output Q set to 1,


The S input signal causes the output Q reset to 0.

When both R and S are 0 the output is unchanged.

It is not possible to have R and S with value 1

R	S	Q_n	\bar{Q}_n
0	0	Q_{n-1}	\bar{Q}_{n-1}
0	1	1	0
1	0	0	1
1	1	Not defined	

The ASI CHART of the SR- FLIP FLOP:




It can be seen that if both S and R are 1, the machine oscillates between the two states.

Truth table:


R	S	x_{n-1}	N. STATE OUTPUTS		
			x_n	Q	\bar{Q}
-	0	0	0	0	1
-	1	0	1	0	1
0	-	1	1	1	0
1	-	1	0	1	0

x_{n-1}	0	1	S	1	0	1	0
R	0	1	0	1	1	0	0
0	0	1	1	0	0	1	1
1	1	0	0	1	1	0	0




$$\bar{x}_n = S \cdot \bar{x}_{n-1} + \bar{R} \cdot x_{n-1}$$

But S and R cannot be '1' at the same time, then:




$$x_n = S + \overline{R} \cdot x_{n-1}$$




NAND SYNTHESIS

$$x_n = S + \overline{R} \cdot x_{n-1} = \overline{\overline{S} \cdot \overline{\overline{R}} \cdot x_{n-1}}$$



NOR SYNTHESIS

$$x_n = S + (\overline{R} \cdot x_{n-1}) = \overline{\overline{R} + \overline{x}_{n-1}} + S$$



STATE ASSIGNMENT


There are two general criteria that can be used to assign states in an ASM CHART.

1) Minimization of the number of variable changes


These criterium use the Hamming distance.

It is defined Hamming distance between two states the number of variables which change moving from one state to the other.

Consider the following ASM CHART:



Ex: $\omega: 000, \zeta: 011$
Hamming distance $\omega - \zeta = 2$



Two contiguous states in the map have Hamming distance = 1


The criteria consist in evaluating the Hamming distance for all the possible state transitions:

TRANSITION	DISTANCE	TRANSITION	DISTANCE
a - b	1	c - d	1
a - c	2	d - e	1
b - d	2	e - a	2

The sum of the distances is 9.

The optimum assignment is that where the sum is ~~the~~ minimum.

In our case it is possible to have a better assignment



in fact:


TRANSITION	DISTANCE	TRANSITION	DISTANCE
a - b	1	c - d	1
a - c	1	d - e	1
b - d	1	e - a	3

The sum is 8.


2) Reduction of the dependency on input variables

Ex:

The following chart:



can be transformed in:




where X does not depend on V.

In an ASN chart with many decision blocks it is convenient to limit the dependency of the state variables on input variables.


STATE ASSIGNMENT IN
A SYNCHRONOUS ASYN

Consider the following chart:




which is part of an ASN chart with 4 states.

The asynchronous ASN will be composed of two SR flip-flops and two combinational logics.



When I has a transition from 0 to 1,
the flip-flops have to set to 1. But we
cannot expect that x and y reach the
1 at the same time.




We have 3 different situations:


- 1) (a) \rightarrow (?) \rightarrow (b): From state (a) the machine goes to state (?) and then to state (b).
If in the ASN the (?) exists we can have:
- 2) (a) \rightarrow (?). The machine assumes the (?) state as a stable state.
- 3) (a) \rightarrow (?) \rightarrow (?). The state of the machine is unpredictable.

To avoid the situations shown ^{#2}
above it is necessary that the
distances among the states are
always 1.

In this way a state transition causes
the change of only one variable and
spurious states cannot be reached




^{#3}
It is not always possible to have
the distance equal to 1.
Consider the following chart:



It is necessary to add a transition state
to insure that the distance between state
is 1.

transition
state




An alternative to the addition of transition states is the introduction of new state variables.

In this way larger maps are obtained and is easier to have distance equal 1.

SYNCHRONOUS ASH

TRANSITION RACES:


SUPPOSE TO HAVE AN ASH ACTIVE ON THE RISING EDGE OF THE CLOCK. WE KNOW THAT SYNCHRONOUS INPUTS HAVE A FIXED RELATION WITH THE CLOCK, WHILE ASYNCHRONOUS INPUTS ARE RANDOM.



We have problems with asynchronous inputs when they change at the same time of the clock.

Consider the following ASH chart:

76




If AS changes on the rising edge of CK we don't know how it will be interpreted (if AS = ϕ , or AS = 1).

Therefore from state ⑥ the machine can indifferently move to state ⑥ or to state ③.

But it ~~is~~ is also possible that, for the delays of the flip-flops, the machine reaches the states $\phi\phi$ or 11.


To insure that the machine reaches the states b or c it is necessary that the two states have distance equal to 1.



REALIZING LOGIC IN HARDWARE

MOS technology provides two types of transistors:

n-type transistor
p-type Transistor



The gate controls the passage of current between the drain and source.

Simplifying this to the extreme allows the MOS transistors to be viewed as simple on/off switches.


In the following we will assume that a "1" is a high voltage normally set to 5 volts, and called POWER or V_{DD} .

The symbol " ϕ " will be assumed to be a low voltage, that is normally set to 0 volts and called GROUND or V_{SS} .

N-type Transistor

28


- The N-SWITCH is closed or ON when drain and source are connected. This occurs when there is $\omega 1$ on the gate.
- The N-SWITCH is open or OFF when drain and source are disconnected, this occurs when there is $\omega \phi$ on the gate.
- The N-SWITCH is a perfect switch when ω zero is passed.
- The N-SWITCH is an imperfect switch when ω one is passed - In doing this the 1 voltage level is reduced a little.




P-type transistor

29


- The P-SWITCH is closed or ON when there is $\omega \phi$ on the gate.
- The P-SWITCH is open or OFF when there is $\omega 1$ on the gate.
- A P-SWITCH is a perfect switch for passing 1 signals.
- A P-SWITCH is an imperfect when passing ϕ signals.



THE INVERTER




TRANSISTOR
SCHEMATIC




LOGIC SYMBOL

NAND GATE



To have perfect switching:
 The p-structure is used for passing 1's
 The n-structure is used for passing 0's

NOR GATE



COMPOUND GATES


A compound gate is derived by using
→ combination of series and parallel
switch structures.

Examples: $F = \overline{(A + B + C)} \cdot D$

AB	00	01	11	10
CD	00	11	11	10
	00	11	11	10
	01	10	00	00
	11	00	00	00
	10	11	11	11


$$C \cdot D + B \cdot D + A \cdot D = D \cdot (A + B + C)$$

$$\overline{D} + \overline{A} \cdot \overline{B} \cdot \overline{C}$$



THE ADDER


34



A	B	C _{in}	SUM	C _{out}
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1


$$C_{out} = AB + C(A+B)$$

$$\begin{aligned} SUM &= ABC + A\overline{B}C + \overline{A}BC + \overline{A}\overline{B}C = \\ &\overline{C_{out}} \cdot (A+B+C_{in}) + A \cdot (B+C_{in}) \end{aligned}$$




34


LATCH REGISTER



PSEUDO-STATIC LATCH



static latch



STATIC D flip-flop with set and reset


55

56

PROGRAMMABLE LOGIC ARRAY (AN INTRODUCTION)

A PLA provides a regular structure for implementing combinatorial and sequential logic functions.


A typical PLA uses an AND-OR structure shown below:



The basis for a PLA is sum of products form of representation of logic expressions -

The electrical design of a CMOS PLA depends on the style of PLA. A straightforward implementation is the NOR-NOR form -

PSEUDO-NMOS NOR gate



$$F = \overline{A} \overline{B} C + \overline{A} \overline{B} \overline{C} + B \overline{C} + A \overline{B}$$

$$P_1 \quad P_2 \quad P_3 \quad P_4$$

simply by designing transistors it is possible to program the structure to implement any logic function -

