

INTERNATIONAL ATOMEC ENTRGY AGENCY UNHED NATIONS EDUCATIONAL, SCIENTIFIC AND CULTURAL ORGANIZATION INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS

LC.T.P., P.O. BOX 586, 34100 TRIESTE, ITALY, CABUT CENTRATOM TRIESTE

IN REPORTED AND RELEASE RELEASE TO

.

SMR/443 - 4

ICTP - INFN COURSE IN "BASIC VLSI DESIGN TECHNIQUES" 6 November - 1 December 1989

Briel Resume of Aspects of VLSI FABRICATION TECHNOLOGY AND SOME TRENDS TO THE FUTURE

Lecture No. 1

Mino GREEN Department of Electrical Engineering Imperial College of Science and Technology Prince Consort Road London SW7 2BZ. UK

These are preliminary lecture notes, intended only for distribution to participants.

#### Brief Resume of Aspects of

VLSI FABRICATION TECHNOLOGY

AND SOME TRENDS TO THE FUTURE

Mino Green

Lecture No. 1

## 1.1 INTRODUCTION

These lectures are a fairly distant overview of one of the most advanced and exciting technologies that the world has to offer today, namely the Very Large Scale Integration of solid state electronic devices and circuits. We all need an overview – manager and technologist alike – but I would be wrong if I failed to remind you that success or failure of fabrication technique usually depends upon paying scrupulous attention to detail, most of which is absent from this brief course!

Present VLSI technology, on SILICON, involves circuits with  $10^5$  to  $10^6$  transistors carried out to design rules of about 1.2 microns. Medium term aims are targetted to about 5 x  $10^6$  transistors at  $0.5 \mu m$ . And the mid-1990s should see us down to design rules of  $0.3 \mu m$  and >  $10^7$  gates; this would be called ULSI, U for Ultra.

## **I.2 OUTLINE OF FABRICATION TECHNOLOGY**

We are going to restrict ourselves, at first, to considering silicon and MOS transistors. The basic single most important circuit element is the INVERTER, and this will be used in order to illustrate the fabrication process. MOS transistors are localized layer structures on a silicon single crystal wafer. How to make such structures and interconnect them into circuits with reasonable device yield is what fabrication technology is largely about. The fabrication process is one of making various thin layers of material (LAYERING), making patterns on and through these layers (PATTERNING) and doping selected areas which are exposed by virtue of the patterning (DOPING); these basic steps are illustrated in Fig. I.1. There are a number of sequences of these steps, and finally the wafers have to be protected, cut up, mounted and tested.

An idea of the sequence of steps, in simplified form, can be gained by considering the nMOS process outlined below. But just before we go through that outline, a very brief discussion of the basic steps of layering, patterning and doping is necessary.







- FIGE 2 The burner inverter circuit diagram: Byre symbol and function shown

### 1.4 THE BASIC nMOS PROCESS

### a) Layering

There are a number of different types of layers all of which, except the final coating layer, have to be patterned. There are four types of oxide layer. There is the thin (ca 250-500Å) <u>gate oxide</u>, which forms the insulator of the transistors and this film has to be treated with great care. There is the <u>field oxide</u> which separates interconnections between transistors from the underlying substrate with a relatively thick oxide (hence low capacitance). There is the chemical vapour deposition (CVD) oxide which serves to separate another level of interconnections. Then there is the overlayer of oxide which protects the structure. There are also other insulators like silicon nitride, Si<sub>N</sub>N<sub>4</sub>, which acts as an oxidation mask.

Other types of layers are heavily doped polycrystalline silicon (called "poly" or "poly-silicon") which acts as an interconnection (a wire) and gate material; and there are conductors like the metals aluminium and tungsten. Finally there is <u>resist</u> (or photo resist as it is also called) which is the thin layer in which patterns are created.

#### b) Patterning

This process is called lithography - which literally means an inscription on stone and as used here is a bit far fetched. For the sake of the justification of the word we take the silicon to be stone and the circuit to be the inscription. We will wish to dope certain areas of the silicon. The location of these areas is done by coating the layered silicon with a material called, in general, a resist. This material is exposed to radiation through a mask which gives the desired pattern. Say, for example, that the resist is an organic chemical which becomes water soluble on exposure to UV light. The pattern of solubilized polymer is washed away (this is "developing") and we now have a pattern of "windows" in the polymer. Now comes the step which explains why the material is called "resist". The polymer and exposed layer is subjected to a chemical etch (which may be wet or dry); the polymer is resistant to the etch but the oxide is etched away exposing the underlying silicon. At this stage etching is stopped, the polymer is stripped off and the silicon is doped through the windows in the oxide. Thus patterning is a two stage process, involving lithography and etching.

# d) <u>Doping</u>

As just mentioned, doping is carried out through the opened windows. The process of doping can be by thermal indiffusion processes or by ion-implantation, followed by annealing.

We start with, say, a four or six inch diameter wafer of perfect single crystal silicon doped p-type (say, 3 x 10<sup>15</sup> boron atoms cm<sup>-3</sup>, 5 ohm cm). Only the basic steps will be given below, many operations of washing, etching, etc., which are not material to immediate understanding, will be omitted.

It will help if we have a particular device in mind as we go through the nMOS process. A depletion load inverter has been chosen. This consists of an enhancement mode transistor in series with a depletion mode transistor. The circuit is shown in Figure I.2.

The mask layout for the depletion load inverter in nMOS technology is shown in Fig. 1.3. The design rules, which are of numerous types, might follow those laid out later on.

The first layer consists of a thin, thermally grown, 200Å film of SiO<sub>2</sub> (called the buffer or stress relief oxide layer) with a layer (typically 800Å thick) of silicon nitride,  $Si_3N_4$ , on top of it. Over this layer is added a layer of photo resist in which the first mask pattern is projected (this is called the ACTIVE AREA MASK and sometimes it is called the n<sup>+</sup> mask). Windows are etched in the oxide/nitride layer and boron atoms are implanted (doping) in these opened areas, see Fig. 1.4(a). We consider the complete mask sequence using only positive photo resist. The photo resist is stripped, the implanted areas flash annealed so as to render the boron active, making the areas p<sup>+</sup>. The pattern underneath the Si<sub>3</sub>N<sub>4</sub> will eventually contain within it all the active areas, i.e. all the areas containing transistors and MOS capacitors and buried contacts, and that is why we call it the n<sup>+</sup> mask. At this point the state of affairs is as shown on Fig. 1.4(a), the mask, and Fig. 1.4(b), which is a section view through AA<sup>+</sup>.

The second layering operation, which is the local oxidation process (LOCOS) involves placing the structure (Fig. 1.4(a) and (b)) in an oxidation system and growing the <u>field</u> <u>oxide</u> to about  $\frac{1}{2}\mu$ m thickness, the nitride acting as a barrier to oxidation in the active area. Since this is a high temperature process there is some diffusion of the boron implanted acceptors and a spreading of the p<sup>+</sup> region, as indicated on Figure 1.5. The nitride, the buffer oxide and a small amount of the field oxide are etched away and a new thin oxide, ~ 250Å to 500Å, grown: this is the vital <u>gate\_oxide</u> (upper limit of electric field reliability on gate oxide is 2MV/cm).

Now follows a set of three ion-implantations, employing three mask steps. These implants are the enhancement mode transistor implant (just called the enhancement implant): photo resist, suitably patterned and developed, is used to delineate the required area, cf. Fig. 1.6. There is a self-aligning due to field oxide. A similar patterning is done for the depletion implant which follows as shown on Fig. 1.7. Finally, in this set of implants, the buried contact area, which is the first level of interconnection delineated; this is shown in Figure 1.8. A section through AA' on Figure 1.9 shows the enhancement transistor, and the buried contact, while Figure 1.11 shows buried contact and depletion mode transistor.



Fig I.3. Mask Layout for Depletion Load Traverter in mMOS.



FIRST MASK ( 1)

F141.4(4) Solid area is left covered in SiO2/SijNy. Expressed area is pt doped ( boron) and then oxidized.







1161 10 Fifth Hock & Polysilicon A section through Bis' is shown on FigI.II.

Fifth Mark: puty-Si



FIG I.II Suction through BB' (of Fig 1.3)

shering barred contact and full width of

deptetion more transistor.

The last one of the three masks, the buried contact mask, is used again to delineate a window (in photo resist) on top of the buried contact. The thin gate oxide at the bottom of the photo resist window is etched away. We next proceed to the polysilicon steps.

Heavily doped n-type poly is deposited (by chemical means) to a layer thickness of about  $4000 \text{\AA}$ , giving a sheet resistance in the range of 10-30 ohms per square. The poly is then coated with photo resist and patterned using mask 5, cf. Figure 1.10: this will form the second interconnection level. Where the active area is exposed n<sup>+</sup> regions are going to be created defining source and drain areas, the poly over active area being gate. The poly and gate oxide exposed is etched away and an n<sup>+</sup> ion implantation carried out, the poly having been the self-aligning mask. These n<sup>+</sup> implanted areas are then lightly re-oxidized producing thin, strong oxide, annealing out implant damage and improving the contact between poly and the buried contact. A section through BB<sup>+</sup> at this point in fabrication is shown in Fig. 1.11.

The rest of the wafer processing is concerned with putting down another layer of oxide insulator (in fact a phospho-silicate glass) which is patterned (mask 6) and through which are etched contact holes down to the n<sup>+</sup> buried contact regions, and to the poly (such a contact hole is called a via). Aluminium is then deposited and patterned (mask 7). Finally the entire circuit is encapsulated in an over-glass, this is patterned (mask 8) and then holes are etched through to expose pad areas for wire bonding. Eight masks will have been used in this process, these are listed in Table 1.1, while Table 1.2 is a resume of the process.

Table I.1 : Masks used in nMOS process

- Active area where source and drain contacts and gates will appear, also buried contacts.
  - 2. Enhancement mode transistors.
  - 3. Depletion mode transistors.
  - 4. Buried contacts.
  - 5. Polysilicon
  - 6. Metal contact holes
  - 7. Aluminium pattern.
  - 8. Bonding holes in passivation layer.

Start: Si wafer p-type 3 x 10 <sup>15</sup> B/cm <sup>3</sup> . DN zone, internal and Drain for D, r	sing the patterned Poly as the self-aligned mask n* (boron) implant into the exposed
Start: Si wafer p-type 3 x 10 <sup>15</sup> B/cm <sup>3</sup> . DN zone, internal and Drain for D, r	
	(orten) implant into the exposed
back side gettering. Connections active ar	163
	re∽oxidized and annealing,
	with CVD oxide
800Å Si3N4	
<u>6th Mask</u> : PR, P,	Е.
Contact	cuts
Key : PR (layer of photo resist, positive) Contact cuts Strip photo	10to resist
P (UV exposure of mask pattern, followed by	
developing – lithography)	
E (etch of pattern delineated by resist) <u>7th Mask</u> : L with a	aluminium.
LOCOS (Oxidation of silicon) PR, P, I	E strip photoresist
D (Doping of silicon by lon Implantation) Contacts & Followed	ð by heat treatment
L (layering with poly or metal) Interconnects for alloy	y contacts.
Then ov	verglass
<u>1st Mask</u> : <u>P</u> , <u>E</u> , <u>D</u> This delineates the active area and surrounds it with	-
a p <sup>+</sup> sea of implanted boron atoms. Next follows <u>8th Mask</u> : PR, P, 1	E, expose bonding pad area
	rnal connection
area Gate Oxide is now created in the active area, by stripping Bond Strip pho	otoresist
the $SiO_2/Si_3N_4$ oxidation mask and reoxidizing: 500Å Pads Followed	d by bonding and final
encapsula	ation
<u>2nd Mask</u> : <u>PR</u> , P, D. This adjusts the p doping in gate	
region of the enhancement transistor	
Pull (V, threshold).	
down Finally, strip off photo resist.	
<u>3rd Mask</u> : PR, P, D. This is an arsenic implant to defineate	
the depletion mode transistor	
Pull and its resistance.	
up Strip photo resist.	
<u>4th Mask</u> : PR, P, D. This is another arsenic implant to	
create an n <sup>+</sup> buried contact region.	
Buried The same mask is used for PR, P and	

then E to remove gate oxide in order to receive POLY

in a reducing atmosphere for first level interconnection.

Contact

\_\_\_\_\_

The nMOS process has been used as an illustration of VLSI technology and we will consider the modifications that CMOS technology requires shortly. But before we do that, it would be constructive to consider how the fabrication technology and the topological design rules are connected.

## 1.5 COMMENTS ON DESIGN RULES

Rules which govern the limits of the geometry of the various features of integrated circuits are called DESIGN RULES. These rules, if they are to be really useful, must be independent of any particular pattern adopted. The rules come about through a combination of the constraints of the fabrication processes and the electrical limitations of devices, and are generally a list of minimum feature sizes, or widths (W), separations between features (S) and overlaps (E), which are tolerable.

I assume that you are completely familiar with these rules from your VLSI design courses.

The basic metric,  $\lambda$ , is half the minimum source/drain separation attainable. This value is almost exclusively determined by the pattern transfer process, and in today's most advanced technology stands at about  $0.8\mu m$ .

It is a combination of lithography and mask-to-mask registration which is at the core of what determines  $\lambda$ . But there are many inputs which determine the three characteristic features.

A simplified version of the rules is illustrated in Figures I.12, I.13 and I.15 and are as follows (see Table J.1 for mask levels).

- a) Minimum width ( $W_a$ ) of <u>active area</u> is 2 $\lambda$ , and is determined essentially by patterning and subsequent atom diffusion or annealing. This is at the active mask level.
- b) Minimum width of separation between <u>active areas</u>  $(S_{ab})$  is  $3\lambda$ . Here apart from lithography and processing we also have the pn junction depletion layer width to consider.
- c) and d) and g) These refer to <u>polysilicon</u> and are at the polysilicon mask level (mask 5 in Table I.1). Here  $2\lambda$  prevails for W, S and E: it is less than active area  $S_{aa}$ , there being no depletion layer to consider. While  $W_p$  and  $S_{pp}$  is single level process limited,  $E_{pa}$  involves lithographic registration between levels.

Thus it is necessary for poly (which will be the gate of a transistor) to reach beyond the active area to ensure that the source drain regions in the active area are not short circuited.

- e) The <u>metal</u> mask is the seventh mask used and by this time the material is travelling over pretty rough ground, as shown in Fig. 1.14. Thus the minimum width (W<sub>m</sub>) and separation (S<sub>mm</sub>) is increased to 3λ.
- f) The minimum separation between poly and adjacent active areas (S  $_{pav}$ ) is  $\lambda.$  Any







overlap would result in unwanted capacitance, but nothing more serious.

- i) The enhancement (mask level 2) and depletion (mask level 3) mode implants both have extensions around the gate area ( $E_{ig}$ ) (ie the area of poly/active-area overlap) of  $1^{1/2}\lambda$ . Otherwise we should have a maverick strip of source/drain region.
- j) The buried contact, which is mask level four, requires a minimum extension around the via of  $\lambda$ , and a minimum spacing between the buried contact area edge to unrelated poly or active area of  $2\lambda$ .

A final remark about design would seem to be in order, and that is the reminder that many of the electrical parameters which are important in design are of a "second order" nature. Thus mobility is usually taken as a constant, whereas in fact it depends upon interface state density, device temperature and substrate doping. Channel length depends upon the two-dimensional nature of the device (corners matter), and so forth and so on. These matters will be raised in context rather than in a special section.

Now to CMOS very briefly.

## 1.6 THE BASIC n-WELL CMOS PROCESS

In the CMOS (complementary MOS) process the n-channel enhancement transistor and the p-channel enhancement transistor are differentiated by putting the appropriate transistor into a well. Thus with a p-substrate we would use n-well technology putting the p-channel transistors into the n-wells.

There are great advantages to CMOS technology and some disadvantages. I leave that to the class. However, it may well be that of the submicron level nMOS may still win the day!

The n-well CMOS process is very similar to the nMOS process. An important difference occurs in the starting material and the first mask, which is used to define the well. This is illustrated in Fig. I.16 which shows a layer of p-silicon (epi-Si, essential to avoid latch up) grown on a  $p^+$  doped substrate and an n-well which has been made by thermal in-diffusion of, say, arsenic. The buried contact is not used. Table 1.3 gives an outline of the process.



FIGI.16 An n-well diffusion in a CMCIS process with opitaxial silicon (The opi-Si l'ayer under the well must be that even to avoid punch through)

- o Grow oxide. Spin on photoresist and expose with n-well mask.
- Develop photoresist and etch oxide. Strip photoresist, then diffuse n-well except where masked by oxide. Strip oxide.
- o Grow buffer oxide and deposit Si<sub>3</sub>N<sub>4</sub>. Spin on photoresist.
- o Expose active area mask to define eventual channel and diffusion regions. Develop photoresist and etch  $Si_3N_4$ .
- o Grow field oxide using the  $Si_3N_4$  as a mask. Strip remaining  $Sl_3N_4$ .
- $\sigma$  Grow field oxide using the Si<sub>3</sub>N<sub>4</sub> as a mask. Strip remaining Si<sub>3</sub>N<sub>4</sub>.
- o Grow gate oxide.
- o Use p+ and n+ masks to adjust transistor thresholds.
- o Deposit the poly and pattern with the poly mask. Use poly as a mask to etch the gate oxide.
- Use the n+ mask to define the source/drain regions to receive an arsenic implant.
  Also defines n+ plugs to n-well.
- Use the p+ mask to define the source/drain regions to receive a boron implant.
  Also defines p+ plugs to substrate.
- Deposit CVD oxide and pattern metal contact cuts with the contact mask. Etch contacts.
- o Deposit metal. Pattern with metal mask. Etch metal.
- o Deposit over-glass. Pattern with over-glass mask. Etch holes for bonding wires.
- o Probe wafers and ink bad die.
- o Saw and dice wafers.
- o Package, bond, seal and re-test.