



INTERNATIONAL ATOMIC ENERGY AGENCY  
UNITED NATIONS EDUCATIONAL, SCIENTIFIC AND CULTURAL ORGANIZATION  
**INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS**  
I.C.T.P., P.O. BOX 586, 34100 TRIESTE, ITALY, CABLE: CENTRATOM TRIESTE



IN REPLY PLEASE REFER TO:

**SMR/443 - 8**

**ICTP - INFN COURSE IN  
"BASIC VLSI DESIGN TECHNIQUES"  
6 November - 1 December 1989**

---

**ADDITIONAL MATERIAL FOR LECTURES**

**by**

Mino GREEN  
Department of Electrical Engineering  
Imperial College of Science and Technology  
Prince Consort Road  
London SW7 2BZ  
UK

---

**These are preliminary lectures notes, intended only for distribution to participants.**

# PROCESS - 101

## nMOS

1. Start with silicon wafer. (p-type)
  2. Buffer oxide (ca.  $200\text{\AA}$ ). } 1st layering
  3.  $\text{Si}_3\text{N}_4$  (oxidation mask,  $800\text{\AA}$ ). } 1st layering
  4. Photo resist - FIRST MASK - <Active Area>
  5. Boron I-I into exposed areas,  $p^+$  doping.
  - 6? → Oxidation of  $p^+$  areas to form FIELD OXIDE ( $0.5 - 0.9 \mu\text{m}$  thick) LOCOS { 2nd layer process
  7. Remove all buffer oxide and  $\text{Si}_3\text{N}_4$  and thermally grows GATE OXIDE ( $250\text{\AA}$ ) → 3rd layer
  8. Photo resist - SECOND MASK - <pulldown MOS>
  9. Boron to delineated pulldown MOS. (II through gate oxide).
  10. Photo resist. - THIRD MASK - <pullup MOS>
  11. As or P to delineate pullup MOS.
  - 12 Photo resist - FOURTH MASK - <buried contact>
  13. ~~As or P~~ to make  $n^+$  region.
  14. Reuse of FOURTH MASK to make buried contact available (and oxide free).
  15. LAYER IN  $n^+$ -POLY SILICON. ( $0.4 \mu\text{m}$ )
- ①

16. Photo-resist - FIFTH MASK - < gates, inter-connections>.
17. The exposed Poly Si and gate oxide is removed.  
 $N^+$  I-I carried out. The  $p^+$  area under field oxide not doped only exposed active area doped in this self aligned step.
18. Exposed  $N^+$  areas lightly re-oxidized.

- 
19. Layer with insulating oxide
  20. Photo resist - SIXTH MASK - < vias>  
Electrical contacts from buried contact layer and poly-Si to first metal layer.
  21. Layer with Aluminium.
  22. Photo resist - SEVENTH MASK - < interconnects>

---

  23. Layer with encapsulating over glass.
  24. Photo resist. - EIGHTH MASK - < pad areas>  
expose areas for wire bonding.




Fig. III.2. Symmetrical parallel plate reactor. Voltage distribution shown for peaks in the a.c. excitation.