



INTERNATIONAL ATOMIC ENERGY AGENCY
 UNITED NATIONS EDUCATIONAL, SCIENTIFIC AND CULTURAL ORGANIZATION
INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS
 I.C.T.P., P.O. BOX 586, 34100 TRIESTE, ITALY, CABLE: CENTRATOM TRIESTE



UNITED NATIONS INDUSTRIAL DEVELOPMENT ORGANIZATION



INTERNATIONAL CENTRE FOR SCIENCE AND HIGH TECHNOLOGY
INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS - 34100 TRIESTE (ITALY) VIA CARIGNANO, 9 (ADRIATICO PALACE) P.O. BOX 586 TELEPHONE 0422452 TELEFAX 0422453 TELETYPE 0422454

SMR/542 - 11

ICTP-INFN
SECOND COURSE ON BASIC VLSI DESIGN TECHNIQUES
 18 February - 15 March 1991

Design of Analogue Circuits
 on
CMOS Technology

Ignatius S.A. BEZZAM
 Centre for Development of Advance Computing
 Pune University Campus
 Pune 411 007
 India

Design of ANALOG Circuits
 on
CMOS Technology

CIRCUIT COMPONENTS AVAILABLE ON STANDARD CMOS TECHNOLOGY

- ANALOG SWITCHES
- CURRENT MIRRORS
- INVERTERS WITH ACTIVE LOAD
- SOURCE FOLLOWERS
- DIFFERENTIAL STAGES
- VOLTAGE DIVIDERS
- LEVEL SHIFTERS
- CURRENT AND VOLTAGE REFERENCES

DESIGN TECHNIQUES TO IMPROVE PERFORMANCE

1. CASCODING
2. FEEDBACK
3. BOOTSTRAPPING

2

LINEAR (or Triode) REGION

$$V_{GS} > V_{TH} \quad , \quad V_{DS} < V_{GS} - V_{TH}$$

$$I_D = \mu C_{ox} \frac{W}{L} \left[(V_{GS} - V_{TH}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$


For continuity

$$I_D = \mu C_{ox} \frac{W}{L} \left[(V_{GS} - V_{TH}) V_{DS} - \frac{V_{DS}^2}{2} \right] \cdot (1 + \lambda V_{DS})$$

A VOLTAGE VARIABLE RESISTOR/

WEAK INVERSION (Subthreshold) REGION

$$V_{GS} < V_{TH}$$

The structure is 

$$I_S = I_{D0} e^{qV_G/kT} \cdot e^{-qV_D/kT}$$


$$I_D = I_{D0} e^{qV_G/kT} e^{-qV_D/kT} \left[1 - e^{-qV_{DS}/kT} \right]$$

Behavior similar to Bipolar Transistors

CUTOFF. $V_{GS} \ll V_{TH}$

3

MOS Transistor Behavior



Regions of operation with reference to V_{TH}

- Saturation Region, $V_{GS} > V_{TH}$ & $V_{DS} > V_{GS} - V_{TH}$

$$I_D = \frac{1}{2} \mu C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2$$

$$I_D = \frac{1}{2} \mu C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2 (1 + \lambda V_{DS})$$


λ - channel length modulation (0.05/V)

$$\lambda = \frac{\epsilon}{q N_A L^2}$$

- ϵ - permittivity of silicon
- q - electron charge
- N_A - substrate doping
- L - channel length (effective)

- λ is important for Analog Circuits
- determines the impedance of the device ($1/2 I_D$)
- $K = \mu C_{ox}$ is the process transconductance
- determines gain parameter. $K_n = 250 \mu A/V^2$

SIMPLIFIED SMALL SIGNAL EQUIVALENT CIRCUIT



THE OUTPUT CURRENT SOURCE IS LINEARISED AS

$$I_D = I_D(V_{GS}, V_{DS})$$

$$g_m = \frac{\partial I_D}{\partial V_{GS}} \text{ transconductance}$$

$$g_{ds} = \frac{\partial I_D}{\partial V_{DS}} \text{ Drain Out put Conductance}$$

For normal range of operations

$$r_d, r_s \ll 1/g_{ds}$$

THERE IS ALSO A SUBSTRATE TRANSCONDUCTANCE

$$g_{mb} = \frac{\partial I_D}{\partial V_{BS}}$$

if Body effect exists. (neglected)

TRANS CONDUCTANCE g_m

- SATURATION REGION

$$\begin{aligned}
 g_m &= \mu C_{ox} \frac{W}{L} \cdot (V_{GS} - V_{TH}) \\
 &= \frac{2 I_D}{(V_{GS} - V_{TH})} \\
 &= \sqrt{2 \mu C_{ox} \left(\frac{W}{L}\right) \cdot I_D}
 \end{aligned}$$

HENCE g_m ONLY INCREASES AS ROOT OF CURRENT

IN PRACTICE g_m IS EVEN SMALLER THAN ABOVE.

↳ LIMITATION COMPARED TO BIPOLAR

- SUBTHRESHOLD REGION

$$g_m = \frac{I_D}{n \cdot kT/q}$$

Like a Bipolar Transistor

DRAIN OUTPUT CONDUCTANCE (g_{ds})

- SATURATION REGION

$$g_{ds} = \lambda I_D$$

- LINEAR REGION

$$g_{ds} = \mu C_{ox} \frac{W}{L} (V_{GS} - V_{TH} - V_{DS})$$

For $|V_{DS}| \ll 1$. $g_{ds} = \mu C_{ox} \frac{W}{L} (V_{GS} - V_{TH})$

CAPACITANCES

MOS CAPACITANCE $C_i = C_{ox} WL$

OVERLAP CAPACITANCES

- SATURATION DEVICE REGION


$$C_{GS} = C_{GS,OV} + \frac{2}{3} C_i$$

$$C_{GD} = C_{GD,OV}$$

- LINEAR REGION

$$C_{GS} = C_{GS,OV} + C_i/2$$

$$C_{GD} = C_{GD,OV} + C_i/2$$



THRESHOLD VOLTAGE V_{TH} of MOS Devices

Def! THE VOLTAGE REQUIRED TO GENERATE A CONDUCTIVE CHANNEL BETWEEN SOURCE AND DRAIN


If SUBSTRATE BIAS IS ZERO i.e. $V_{SB} = 0$

$$V_{T0} = V_{FB} - 2\phi_F + \gamma\sqrt{2\phi_F}$$

V_{FB} - Flat Band Voltage

ϕ_F - Fermi potential

$\gamma = \frac{\sqrt{2q\epsilon N_A}}{C_{ox}}$. i.e. BODY EFFECT COEFFICIENT



V_{T0} is specified as ZERO BIAS THRESHOLD.

WHEN A SUBSTRATE BIAS EXISTS

$$V_{TH} = V_{T0} + \gamma \left[\sqrt{1 - 2\phi_F + V_{SB}} - \sqrt{2\phi_F} \right]$$

THIS CAUSES A CONSIDERABLE SHIFT IN


⇒ EFFECTIVE THRESHOLD VOLTAGE.

To be taken into account for devices


... IN WELL / P-WELL

ANALOG SWITCHES

Transmission Gates



Implementations!




OPERATION

In steady state $V_{out} = V_{in} \Rightarrow V_{DS} = 0$

IN LINEAR REGION the ON-RESISTANCE

$$R_{on} = \frac{1}{g_{ds}} \approx \frac{1}{\mu C_{ox} \frac{W}{L} (V_{GS} - V_{TH})}$$

For minimum size devices $\frac{W}{L} = 1$, $R_{on, n} \approx 2 \text{ k}\Omega$
 $R_{on, p} \approx 8 \text{ k}\Omega$



- VERY GOOD TO SWITCH CHARGE


CURRENT MIRRORS

10

Def: A CURRENT MIRROR GIVES A REPLICA OR MATCHING OF A BIAS CURRENT OR SIGNAL CURRENT.

APPLICATIONS: D/A CONVERTERS, SINE WAVE GENERATORS, OPAMPS etc.

SIMPLE CURRENT MIRROR



Small Signal Equ.



$$I_{REF} = \frac{K'}{2} \cdot \left(\frac{W}{L}\right)_1 (V_{GS1} - V_{TH})^2 (1 + \lambda V_{DS1})$$

$$I_{OUT} = \frac{K'}{2} \left(\frac{W}{L}\right)_2 (V_{GS2} - V_{TH})^2 (1 + \lambda V_{DS2})$$

$$V_{DS1} = V_{GS1} = V_{GS2}$$

For FIRST ORDER neglecting λV_{DS} term

$$I_{OUT} = \frac{(W/L)_2}{(W/L)_1} I_{REF}, \quad r_{out} = \frac{1}{\lambda I_2}$$

$$r_{out} = r_{ds2} = \frac{1}{\lambda I_2}$$

⇒ BETTER CURRENT MATCHING THAN BIPOLAR (NO BASE CURRENTS)


PERFORMANCE LIMITED BY - THRESHOLD MISMATCH
 - Channel length modulation λ
 - Geometrical Matching

DESIGN TECHNIQUES FOR IMPROVED PERFORMANCE


11

BY IMPROVING OUTPUT RESISTANCE
 LARGE CHANNEL LENGTHS

- CASCODING.



Small Signal Equivalent



$$V_x = r_{ds2} I_x + r_{ds3} (1 + g_{m2} r_{ds2}) I_x$$

$$r_{out} \approx r_{ds3} g_{m2} r_{ds2}$$


i.e. The output impedance of M2 is increased by a factor of $(r_{ds3} g_{m2})$ OF THE CASCODE TRANSISTOR M3.

⇒ ADVANTAGE IMPROVED OUTPUT RESISTANCE
 BETTER MATCHING FOR OUTPUT VOLTAGE VAR.


DISADVANTAGE → DECREASED OUTPUT SWING

- FEEDBACK TO INCREASE OUTPUT RESISTANCE

WILSON CURRENT MIRROR



Small Signal Equivalent



$$V_{g2} = V_{gs} = i_x / g_{m2}$$

$$V_{g3} = -g_{m1} V_{g2} V_T \quad (V_T = R_L / r_{ds1})$$

$$V_x = i_x / g_{m2} + (i_x - g_{m3} V_{gs3}) r_{ds3}$$

$$V_{out} = \frac{V_x}{i_x} \approx \frac{1}{g_{m2}} + r_{ds2} \left[1 + \frac{g_{m3}}{g_{m2}} + \frac{g_{m3}}{g_{m2}} g_{m1} V_T \right]$$

$$V_{out} \approx r_{ds3} \cdot \frac{g_{m3}}{g_{m2}} \cdot g_{m1} V_T$$


→ Large Output resistance for large R_L

→ OFFSET OF $V_{ds1} = V_{ds2} + V_{gs3}$



— FEEDBACK INCREASES SPEED

GAIN STAGES


- SIMPLEST - INVERTOR WITH ACTIVE LOAD



N-channel




P-channel



UNLIKE IN DIGITAL BOTH TRANSISTORS NEED TO OPERATE IN SATURATION TO GIVE A VOLTAGE GAIN

Small Signal Equivalent



VOLTAGE GAIN $A_v = \frac{V_{out}}{V_{in}}$

SINGLE STAGE GAIN

AT LOW FREQUENCIES (DC GAIN)

$$A_v = \frac{V_{out}}{V_{in}} = - \frac{g_{m1}}{g_{ds1} + g_{ds2}}$$

$$g_{m1} = \sqrt{2\mu C_{ox} \frac{W}{L} I_D}$$

$$g_{ds} = \lambda I_D$$

Hence

$$A_v = \frac{\sqrt{2\mu C_{ox} (W/L)_1}}{\sqrt{I_D} (\lambda_n + \lambda_p)}$$

DC GAIN INCREASES AS BIAS CURRENT IS DECREASED. (60dB)

MAXIMUM VALUE IS OBTAINED IN SUBTHRESHOLD WHERE IT DOES NOT CHANGE WITH I_D .

AT HIGH FREQUENCY

- OUTPUT CAPACITANCE = $C_2 + C_3$
- OUTPUT RESISTANCE = $1/(g_{ds1} + g_{ds2})$
- TRANSFER FUNCTION HAS A POLE

$$s_p = \frac{g_{ds1} + g_{ds2}}{C_2 + C_3} = \frac{(\lambda_n + \lambda_p) I_D}{C_2 + C_3}$$

14

THIS IN THE OVERALL CONFIGURATION g_{ds1} and g_{ds2} CAN BE NEGLECTED WITH REF TO g_{ds3} .

AT LOW FREQUENCIES

$$g_{m1} V_{in} = -g_{m2} V_1 = -g_{ds3} V_o$$

HENCE

$$A_v = - \frac{g_{m1}}{g_{ds3}}$$

$$A_v = - \frac{\sqrt{2\mu C_{ox} (W/L)_1}}{\sqrt{I_D} \lambda_p}$$

FOR HIGH FREQUENCIES!

- OUTPUT CAPACITANCE C_3
impedance $1/g_{ds3}$
- Pole associated with Output Node
 $f_{p, out} = \frac{1}{2\pi} \frac{g_{ds3}}{C_3}$

TO MAKE THIS THE DOMINANT POLE
 $g_m \gg g_{ds}$

$$GBW = f_p \cdot A_v = \frac{1}{2\pi} \frac{g_{m1}}{C_3}$$


15

IMPROVED SINGLE STAGE GAIN


• CASCODE STAGE

BIAS VOLTAGE V_B
keeps $M1$ in SATURATION


$$V_B > V_{SAT1} + V_{TH2} + \sqrt{\frac{L_2 I_{BIAS}}{2 \mu C_{ox} W_2}}$$



Small Signal Equivalent



IMPEDANCE AT DRAIN OF $M2$



$$V_x = \frac{i_x}{g_{ds1}} + \frac{i_x + g_{m2} V_x}{g_{ds2}} = i_x \left[\frac{1}{g_{ds1}} + \frac{1 + g_{m2}/g_{ds1}}{g_{ds2}} \right]$$

$$r_{D2} = r_{ds1} + r_{ds2} (1 + g_{m1}/g_{ds1}) \approx g_{m2} r_{ds1} r_{ds2}$$


THUS THERE IS A LARGE IMPEDANCE AT DRAIN OF $M2$

CASCODE WITH CASCODE LOAD


$$A_v = \frac{1}{2} (g_m r_{ds})^2$$

SOURCE FOLLOWER

USED AS BUFFER OR DC-LEVEL SHIFTER.



Small signal Equivalent Circuit



AT LOW FREQ: $V_{gs1} = V_{in} - V_{out}$

$$(g_{ds1} + g_{ds2}) V_{out} + g_{mb1} V_{out} - g_{m1} V_{gs1} = 0$$

$$A_v = \frac{V_{out}}{V_{in}} = \frac{g_{m1}}{g_{m1} / (g_{ds1} + g_{ds2} + g_{mb1}) + 1}$$

$$\text{If } g_{m1} \gg g_{ds1} + g_{ds2} + g_{mb1}$$

$$A_v \approx 1$$

AT HIGH FREQ: $A_v = C_1 / (C_1 + C_{out})$

$$C_1 \approx C_{gs1}$$

$$R_{out} = \frac{1}{g_{m1} + g_{ds1} + g_{ds2} + g_{mb1}} \approx \frac{1}{g_{m1}}$$


SOURCE FOLLOWER. ...

FOR THE ABOVE, OUTPUT SWING IS NOT SYMMETRICAL

$$V_{out, max} = V_{DD} - V_{GS1}$$


$$V_{out, min} = V_{GS2}$$

IMPROVED PERFORMANCE WITH FEEDBACK



$$R_{out} = \frac{1}{g_{m1} + g_{ds4} + g_{m1} g_{m2} V_{ds3}}$$

DIFFERENTIAL STAGE



OPERATING CONDITION: M1, M2 ARE MATCHED PAIR IN SATURATION

$$I_1 = \frac{k'}{2} \left(\frac{W}{L}\right)_1 (V_{GS1} - V_{TH})^2$$

$$I_2 = \frac{k'}{2} \left(\frac{W}{L}\right)_1 (V_{GS2} - V_{TH})^2$$

SPLITTING V_{GS} INTO COMMON AND DIFFERENTIAL SIGNALS

$$V_{GS1} = V_{GS0} + \frac{V_i}{2}$$

$$V_{GS2} = V_{GS0} - \frac{V_i}{2}$$

$$\Delta I = I_1 - I_2 = k' \frac{W}{L} \cdot (V_{GS0} - V_{TH}) \cdot V_i \quad - (1)$$

$$I_{SS} = I_1 + I_2 = k' \frac{W}{L} \cdot (V_{GS0} - V_{TH})^2 \quad - (2)$$

COMBINING (1) and (2)

$$\Delta I = \sqrt{\frac{k' W}{L} \cdot I_{SS}} \cdot V_i$$


VALID FOR
LARGE SIGNALS

FOR SMALL SIGNALS $\Delta i = g_m \cdot v_i$

VOLTAGE DIVIDER

- FOR DC BIAS VOLTAGES
- RESISTIVE OR CAPACITIVE DIVIDERS ARE MORE COMPLEX OR AREA CONSUMING

MOS TRANSISTORS IN DIODE CONFIGURATION




$$\alpha_1 = \sqrt{k'(W/L)_1} \quad \alpha_2 = \sqrt{k'(W/L)_2}$$

$$V_i = \frac{\alpha_2}{\alpha_1 + \alpha_2} V_{DD} + \frac{\alpha_1 V_{TH1} - \alpha_2 V_{TH2}}{\alpha_1 + \alpha_2}$$

A VOLTAGE DIVISION \neq OFFSET

LEVEL SHIFTER

• SIMPLE LEVEL SHIFTER




$$\Delta V = \sqrt{\frac{2}{k'} \frac{L}{W} \cdot I} + V_{TH}$$

$$V_{out} = \frac{1}{g_m}$$

AFFECTED BY THRESHOLD


• SHUNT FEEDBACK LEVEL SHIFTER



$$\begin{aligned} \Delta V &= V_{GS1} + V_{GS2} \\ &= V_{TH1} + V_{TH2} + \\ &\quad \sqrt{\frac{2}{k'} \left(\frac{L}{W}\right)_1 I_1} + \sqrt{\frac{2}{k'} \frac{L}{W} \cdot I_2} \end{aligned}$$

AFFECTED BY TWICE THRESHOLD

• LEVEL SHIFT THRESHOLD-INDEPENDENT




$$\Delta V = \sqrt{\frac{2}{k'}} \cdot v$$

$$\left[\sqrt{\left(\frac{L}{W}\right)_1 (I_1 - I_2)} - \sqrt{\left(\frac{L}{W}\right)_2 I_2} \right]$$


$$\Delta V < V_{TH}$$

Level independent




CURRENT REFERENCE

1. SUPPLY DEPENDANT / USING A REFERENCE VOLTAGE



$$I_{ref} = \frac{V_{DD} - V_{DS1}}{R_L}$$


2. Self biased (BOOTSTRAPPED) CURRENT REFERENCE



$$(W/L)_3 = (W/L)_4$$

$$I_1 = I_2 = \frac{k'}{2} \left(\frac{W}{L}\right)_1 (V_{GS1} - V_{TH})^2$$

$$R I_2 = R I_1 = \sqrt{\frac{2L}{k'} \left(\frac{L}{W}\right)_1} + V_{TH}$$



VOLTAGE REFERENCES


- Bipolar V_{BE} MULTIPLIER
- THRESHOLD VOLTAGE DIFFERENCE
- BAND GAP REFERENCE |·|
- ZENER ON-CHIP REFERENCE }
}

CONCLUSIONS

- 1.) MOST OF THE LINEAR CIRCUIT ELEMENTS OF BIPOLAR TECHNOLOGY CAN BE REALISED ON STANDARD CMOS TECHNOLOGY.
2. PERFORMANCE IMPROVEMENTS CAN BE ACHIEVED WITH SPECIAL CKT. TECHNIQUES
3. SWITCHES, CURRENT MIRRORS & HIGH IMPEDANCES ARE BETTER REALISED IN MOS PROCESSES
4. TRANSCONDUCTANCE, GAIN AND FREQUENCY RESPONSE ARE BETTER IN BIPOLAR TECH.
5. ANALOG & DIGITAL FUNCTIONS CAN BE INTEGRATED ON THE SAME CMOS CHIP.

OPERATIONAL AMPLIFIERS

IDEAL OPAMP IS A VOLTAGE CONTROLLED VOLTAGE SOURCE WITH INFINITE GAIN, INFINITE INPUT IMPEDANCE AND ZERO OUTPUT IMPEDANCE



PRACTICAL OPAMPS NEED TO HAVE A HIGH VOLTAGE GAIN (>1000) SO THAT THE INPUTS FORM A VIRTUAL SHORT. THE INPUT CURRENT SHOULD BE NEGLIGIBLE TO FORM A NULLATOR EQUIVALENT AT THE INPUT I.E. A ZERO VOLTAGE, ZERO CURRENT SOURCE AT INPUT.


PRACTICAL OPAMPS USED IN FEEDBACK CONFIGURATIONS GIVE ALL THE DESIRED ANALOG FUNCTIONS.

TO BE STABLE IN FEEDBACK CONFIG. THE OPAMP MUST BE STABLE I.E. COMPENSATED TO HAVE A GOOD GAIN/PHASE MARGIN.

OTHERWISE THE NEGATIVE FEEDBACK WOULD BE POSITIVE AT CERTAIN FREQUENCIES GIVING RISE TO INSTABILITY OR OSCILLATIONS.

IF THE OPAMP DOES NOT DRIVE RESISTIVE LOADS IT IS NOT NECESSARY TO HAVE A LOW OUTPUT IMPEDANCE. PURE CAPACITIVE LOADS/FEEDBACKS CAN SELF-COMPENSATE OPAMPS.

EASIER TO DRIVE - INTERNAL FUNCTIONS




REQUIREMENTS: CLOSED LOOP STABILITY

MORE THAN 2 GAIN STAGES DIFFICULT TO COMPENSATE

INSIDE THE CHIP - ONE OR MORE BLOCKS MAY BE COMBINED OR OMITTED COMPLETELY DEPENDING ON PARTICULAR USE.

OP AMPS ... (contd.)



$$V_o = -\frac{Z_f}{Z_{in}} V_{in}$$

Various values of Z_f and Z_{in} give various functions.

1. For $Z_f = R_f$, $Z_{in} = R_i$

A VOLTAGE AMPLIFIER OF CONSTANT GAIN

$$V_o = -\frac{R_f}{R_i} V_{in}$$

CONSIDERING A NON IDEAL OPAMP OF GAIN A

$$V_o = \frac{-R_f/R_i}{(R_f/R_i)/A + 1} V_{in}$$

So if the voltage gain required R_f/R_i is small compared to A, i.e. $A \gg R_f/R_i$


EVEN A NON IDEAL OPAMP WOULD GIVE IDEAL RESPONSE

$$V_o \approx -\frac{R_f}{R_i} V_{in}$$

Internal DC offset currents of modern ICs...

2. For $Z_f = C_D$ CAPACITOR
 $Z_{in} = R$ RESISTOR

AN INTEGRATOR OF TIME CONSTANT RC



$$V_o(s) = -\frac{1}{sRC} V_{in}(s)$$

$$V_o(t) = V_o(0) - \frac{1}{RC} \int_0^t V_{in}(t) dt$$

For $V_o(0) = 0$

$$V_o(t) = -\frac{1}{RC} \int_0^t V_{in}(t) dt$$

FOR A NON IDEAL OP AMP

- INPUT LEAKAGE CURRENTS WOULD AFFECT THE CHARGING OPERATION - Error.

- MODERATE DC GAIN IS SUFFICIENT

- NOISE VOLTAGES/CURRENTS DETERMINING MIN. SIGNAL.

MOS OPAMPS FORM GOOD INTEGRATORS AS THE INPUT LEAKAGE CURRENTS ARE PRACTICALLY ZERO.

WHEN DRIVING ONLY ONCHIP NON-RESISTIVE LOADS THEY NEED NOT EXPENSIVE OUTPUT STAGES.

3.



VOLTAGE FOLLOWER

$$V_{out} = V_{in} \text{ for ideal OPAMP}$$


WHEN $V_{in} = 0V$, $V_{out} = 0V$.

FOR NON IDEAL OPAMP

- EVEN FOR A LARGE VOLTAGE GAIN $A \rightarrow \infty$
 $V_o = V_{in} (1 + 1/A)$

WHEN $V_{in} = 0$, $V_{out} \neq 0$ but $V_{out} = V_{os}$

THIS IS DUE TO THE OFFSET VOLTAGE OF OPAMP



- OFFSET CAN BE CALCULATED AT A VOLTAGE INPUT OR MEASURED IN THE ABOVE UNITY GAIN CONFIGURATION.

OFFSET CANCELLATION CAN BE IMPLEMENTED


- HOWEVER OFFSET VOLTAGE VARIES WITH THE INPUT VOLTAGE!

VARIATION OF OFFSET WITH INPUT VOLTAGE IS DUE TO COMMON MODE GAIN.

In fact $CMRR = \frac{-A_{dm}}{A_{cm}} = \frac{1}{\frac{\partial V_{os}}{\partial V_{in}}}$
 - N.M. Rejection Ratio

30

- OFFSET VOLTAGE ALSO VARIES WITH BIAS SUPPLY VOLTAGES





POWER SUPPLY REJECTION


$$PSRR^+ = 1 / \frac{\partial V_{os}}{\partial V_{s+}}$$

$$PSRR^- = 1 / \frac{\partial V_{os}}{\partial V_{s-}}$$

- AT HIGH FREQUENCIES THE GAIN PROGRESSIVELY FALLS



UNITY GAIN BANDWIDTH IS THE FREQUENCY f_t AT WHICH THE OPEN LOOP GAIN (dB) IS ZERO.




THIS IS A BASIC TECHNOLOGY LIMITATION

31

- FOR HIGH SPEED SIGNALS.

32



SLEW RATE (SR): FOR A LARGE STEP INPUT THE MAXIMUM RATE OF CHANGE AT OUTPUT dV_o/dt .

SLEW RATE FOR POSITIVE AND NEGATIVE GOING SIGNALS CAN BE DIFFERENT, DEPENDING ON DESIGN.

SETTLING TIME IS THE PERIOD REQUIRED FOR THE OUTPUT TO SETTLE TO WITHIN $\pm 0.1\%$ FINAL VALUE.

- FREQUENCY COMPENSATION REQUIRED FOR STABILITY IN CLOSED LOOP OPERATION.

IF THE PHASE SHIFT THROUGH THE AMPLIFIER EXCEEDS 180° FOR FREQUENCIES WITH LOOP GAIN UNITY OR GREATER NEGATIVE FEEDBACK BECOMES POSITIVE.



PHASE COMPENSATION IS USED TO REDUCE GAIN AT FREQUENCIES FOR WHICH PHASE SHIFT IS HIGH.

PHASE MARGIN DIRECTLY EFFECTS SETTLING TIME.

COMPENSATION TECHNIQUES FOR MOS AMPLIFIERS |

- NOISE FROM THE DEVICES AND COMPONENTS DETERMINE THE SIGNAL SENSITIVITY OR THE MINIMUM SIGNAL THAT CAN BE MEASURED.

33



EQUIVALENT INPUT NOISE.

$f_{noise} = 10 \log_{10} \left(\frac{1}{4} \left(\frac{1}{f} + f \right) \right)$

NOISE IS A FUNDAMENTAL DEVICE LIMITATION IMPROVED PERFORMANCE WITH CMRR, PSRR. LOW NOISE DESIGN REQUIRES OPTIMISATION OF W/L OF INPUT TRANSISTORS.

Low $1/f$ NOISE \rightarrow Large (W.L)

Low White Noise \rightarrow Large W/L
Small L.

NOISE CAN BE REDUCED (S/N ratio increased) BY INCREASING POWER CONSUMPTION i.e. LARGER g_m and I_D values.

OTHER OPAMP PARAMETERS.

- 1. INPUT COMMON MODE RANGE IS THE MAXIMUM RANGE OF THE INPUT VOLTAGE WHICH CAN BE APPLIED WITHOUT CAUSING A SIGNIFICANT DROP OF THE DIFFERENTIAL GAIN
- 2. OUTPUT VOLTAGE SWING IS THE SWING OF THE OUTPUT NODE WITHOUT GENERATING HARMONIC DISTORTION ABOVE A SPECIFIED VALUE.

3. POWER CONSUMPTION

Related to SPEED OF THE CIRCUIT

QUALITY FACTOR → SPEED · POWER PRODUCT

BASIC CMOS AMPLIFIER

DESIGN FACTORS


- VOLTAGE GAIN
- DC OFFSET, PSRR
- Compensation, SLEW RATE
- DRIVE CAPABILITY
- NOISE
- SUPPLY CAPACITANCE
- POWER DISSIPATION

REALISTIC SPECIFICATIONS

GAIN	> 5000 (75dB)
UNITY GAIN FREQ	4 MHz
Settling Time	~ 500ns, 10% stab, CL = 10pF
SLEW RATE	5-20 V/μsec
CMRR	80dB
PSRR	dc: 90dB
	1kHz: 60dB
	50kHz: 40dB
Saturated OFFSET	0.1mV
RANDOM OFFSET	2mV (B-D)
INPUT COMMON MODE	+4 - -3V for ±EV supply
OUTPUT SWING	RAIL-TO-RAIL ±EV supply
EQUIVALENT INPUT NOISE	100nV/√Hz @ 1kHz
ALEK	< 50,000 sp/μV
POWER DISSIPATION	0.5mW

1/3000

BASIC CMOS AMPLIFIER



• OPEN LOOP GAIN.

First Stage Gain $A_{v1} = \frac{g_{m1}}{g_{ds2} + g_{ds4}} \sim 100$

Second Stage $A_{v2} = \frac{g_{m5}}{g_{ds5} + g_{ds6}} \sim 100$


$$A_v = A_{v1} \cdot A_{v2} = \frac{K'}{I_{REF}} \frac{\sqrt{\left(\frac{W}{L}\right)_1 \left(\frac{W}{L}\right)_2}}{\sqrt{\left(\frac{W}{L}\right)_3 \left(\frac{W}{L}\right)_4}} \quad (!)$$

BIAS CONDITIONS ARE SUCH THAT TRANSDUCER OVERDRIVES $(V_{GS} - V_{TH})$ ARE THE SAME OR EQUAL. 100% MIP.

PAUL GRAY + ROBERT MEYER 'MOS OP AMP DESIGN'

DRC(S)

DC BIASING, OFFSET, PSRR



Systematic OFFSET

FOR ZERO DIFFERENTIAL INPUT V_{out} SHOULD BE 0V.

QUIESCENT VOLTAGE AT DRAIN OF M4 SHOULD FORCE THE GATE OF M5 SUCH THAT OUTPUT VOLTAGE = 0V.

THE (W/L) RATIOS OF M3, M4, M5 MUST BE SUCH THAT THE CURRENT DENSITIES IN THESE DEVICES ARE EQUAL.

$$\frac{(W/L)_3}{(W/L)_5} = \frac{(W/L)_4}{(W/L)_5} = \frac{1}{2} \frac{(W/L)_1}{(W/L)_2} \frac{I_{REF}}{I_{REF}}$$


TO MAINTAIN THIS OVER PULSED VARIATIONS $I_{D3} = I_{D4} = I_{D5}$ AND RATIO OBTAINED BY W/L .

USE OF IDENTICAL CHANNEL LENGTH IS NOT BEST FOR OPTIMISING FOR

- LOW NOISE
- LOW FREQUENCY RESPONSE

• RANDOM OFFSET

DUE TO GEOMETRICAL MISMATCHING AND PROCESS DEPENDANT INACCURACIES DOMINATED BY OFFSET OF THE INPUT STAGE



$\frac{\Delta I}{I} = -\frac{\Delta R}{R}$ ΔR mismatch of Resistors
 ΔI absolute difference of currents to keep $V_{out} = 0$

$\Delta I = V_{os} g_m$

$\therefore V_{os} = \frac{\Delta R}{R} \cdot \frac{I}{g_m}$

Random OFFSET = (Mismatch) $\times \frac{I}{g_m}$

FOR SAME MISMATCH FACTOR

MOSFET $I/g_m \approx (V_{gs} - V_{th}) = 500 \text{ mV}$


BIPOLAR $I/g_m \approx 0.026 \text{ mV} \approx 26 \text{ mV}$

JFET $I/g_m \approx V_p \approx 1-2 \text{ V}$


TYPICAL RANDOM OFFSET ~ 5-20 mV

THIS ABOVE DOES NOT CONSIDER V_{th} MISMATCH. THIS MUST BE ELIMINATED THROUGH SPECIAL GEOMETRICAL LAYOUT TECHNIQUES.

COMPENSATION




HIGH IMPEDANCE POINTS GIVE POLES AT HIGH FREQUENCIES SIGNAL DIRECTLY PROPAGATES THROUGH C_c TO GIVE A ZERO.



$P_1 \approx -\frac{1}{R_1 C_c (1 + g_{m2} R_2)}$

MULLER EFFECT



usually $C_c \approx 40$ times C_1 , $C_c \approx C_2$.

$P_2 \approx \frac{-C_c g_{m2}}{C_1 C_2 + (C_1 + C_2) C_c} \approx \frac{-g_{m2}}{C_1 + C_2}$

$P_1 / P_2 \approx 1 / (g_{m2} R_1)^2$ - A LARGE SEPARATION!

ZERO AT $Z \approx +g_{m2} / C_c$




$\left| \frac{P_2}{P_1} \right| \approx \frac{g_{m2}}{g_{m1}} \left[\frac{C_c}{C_1 + C_2} \right]$, $\left| \frac{Z}{P_1} \right| \approx g_{m2} R_1$

IN BIPOLAR $g_{m2} \gg g_{m1}$ SO THAT PLEASANTLY MATCHES IN MOS $g_{m2} \sim g_{m1}$ SO THAT POLE SPLITTING NOT ENOUGH


FREQUENCY RESPONSE; COMPENSATION

- SINGLE POLE SYSTEM IS ALWAYS STABLE
- A TWO STAGE GAIN SYSTEM WITH POLES IN THE SAME FREQUENCY RANGE NEEDS COMPENSATION

→ SPLIT THE POLES APART TO APPROACH SINGLE (DOMINANT) POLE PERFORMANCE




POLE-SPLITTING COMPENSATION





FOR MOS OPAMPS BECAUSE OF LOWER TRANS CONDUCTANCE VALUES THE SPLITTING CAN BE DONE SUFFICIENTLY.

COMPENSATION (Contd.)

Physical Effect. CONSIDER $C_c = 0$



As $\omega \rightarrow \infty$




THIS THE CIRCUIT DISPLAYS A GAIN AT HIGH ω + g_{m1}/g_{m2}

THE POLARITY OF THIS GAIN IS OPPOSITE TO THAT AT LOW FREQ - WHERE IT BEHAVES AS AN INTEGRATOR THIS NEGATIVE FEEDBACK AROUND THE AMPLIFIER MAY TURN TO POSITIVE FEEDBACK.

SOLUTIONS

- NULLING RESISTOR




VOLTAGE ON V_R CANCELS V_2 and RHP $\rightarrow \infty$

IT CAN BE SHOWN THAT THE LOCATION OF


$$Z = \frac{1}{C_c \left(\frac{1}{g_{m2}} - R_2 \right)}$$

By USING A MOSFET ACTIVE RESISTOR, THE EFFECT IS CANCELLED

• BUFFERED COMPENSATION



SOURCE FOLLOWER PREVENTS FEEDFORWARD



INCREASES BIAS CURRENT

• CAPACITATIVE LOAD CAPABILITY



$$\left| \frac{P_2}{W_1} \right| \approx \frac{g_{m2}}{g_{m1}} \left[\frac{C_c}{C_2} \right]$$

FOR STABILITY $\gamma_L / \omega_1 \geq 2 - 4$

HENCE LOAD CAPACITANCE SHOULD NOT BE HIGHER THAN COMPENSATION CAPACITANCE

TRY TO MAKE $g_{m2} \gg g_{m1}$ (?)

• SLEW RATE



$$\text{SLEW} = \frac{dv}{dt} = \frac{I_0}{C_c}$$

$$\omega_1 = g_{m1} / C_c$$

$$\text{SLEW RATE} = \frac{I_{D1}}{g_{m1}} \cdot \omega_1$$

$$= V_{max} \cdot \omega_1$$

$$\frac{I_0}{g_{m1}} = V_{max}$$

FOR CMOS

$$\frac{I_c}{g_m} = \frac{\frac{k_1}{2} \frac{W_1}{L} (V_{DD} - V_T)^2}{\mu C_0 \frac{W_1}{L} (V_{DD} - V_T)} = \frac{(V_{DD} - V_T)}{2}$$

100mV - 500mV

FOR $\omega_1 \approx 2\pi(5\text{MHz})$ SR $\approx 12.5\text{V}/\mu\text{s}$

FOR BIPOLAR $V_{max} = \frac{2I_{c1}}{g_{m1/2}} = 4V_T \approx 104\text{mV}$


FOR $\omega_1 \approx 2\pi(5\text{MHz})$ SR $\approx 3\text{V}/\mu\text{s}$

SLEW RATE FOR MOS BETTER THAN BIPOLAR

FACTORS LIMITING SLEW-R.

- UNITY GAIN BANDWIDTH \leftarrow
- INPUT STAGE DYNAMIC RANGE \leftarrow

OTA.



SIMPLE OTA

- SINGLE STAGE.
- COMPENSATED WITH CAPACITOR LOAD (if necessary)
- LARGE DC GAIN FOR CASCODES $\sim (g_m r_{ds})^2$
- LOW POWER CONSUMPTION
- BETTER PSRR

DISADVANTAGES

- LOW OUTPUT SWING
- CAN NOT DRIVE RESISTIVE LOADS
- LOW CURRENT \rightarrow LOW SLEW RATE.

WHEN OPERATED IN SUBTHRESHOLD USED AS MICROPOWER OP-AMPS

- $I_c < 1 \mu A$
- Required in BATTERY OPERATED SYSTEMS

TYPICAL PERFORMANCES

DC GAIN	95 - 100 dB
f_T	130 kHz
SR	0.1 V/ μ Sec
I_c	0.5 μ A
I_{tot}	2.5 μ A

THE OTA CAN BE USED AS A STANDARD BUILDING BLOCK IN LARGE NUMBERS.

Like in implementation of Neural Nets

Analog VLSI - Craver MEAD.



ANALOG FILTER IMPLEMENTATION


HISTORICAL PROGRESS IN MINIATURISATION

	TECHNIQUE	COMPONENTS
1920s	PASSIVE R, L, C	R, C, L
end '60s	ACTIVE RC FILTERS DISCRETE BOARDS	R, C, OPAMP
Early '70s	HYBRID ACTIVE FILTERS	R, C, OPAMP
end '70s	SWITCHED CAPACITOR INTEGRATED FILTERS	C, OPAMP SWITCHES
'80s	TIME CONTINUOUS INTEGRATED FILTERS	C, TRANS, OPAMPs.
'90s	?	?

RC Time Constants must be Accurate (1%)

SWITCHED CAPACITOR CIRCUITS

REPLACEMENT OF A RESISTOR BY CAPACITOR



$$\Delta Q = CV_1 - CV_2 = C(V_1 - V_2)$$

If the switching is done at a frequency

$$f = \frac{1}{\Delta t}$$

AVERAGE CURRENT (CHARGE TRANSFER RATE)

$$I = \frac{\Delta Q}{\Delta t} = \frac{C(V_1 - V_2)}{\Delta t} = \frac{(V_1 - V_2)}{(1/fC)}$$

For large f compared to changes in V_1, V_2


$$I \approx (fC) \cdot (V_1 - V_2)$$

HENCE AN EFFECTIVE CONDUCTANCE OF (fC) IS SEEN BETWEEN POINTS 1 & 2

TO REALISE RC time constants

REPLACING R WITH AN EFFECTIVE

SWITCHED CAPACITOR C_R



$\phi_1 + \phi_2$ NON OVERLAPPING CLOCKS



THE EQUIVALENT SC CIRCUIT GIVES


$$R_{C_1} = \frac{1}{f_{clk}} \cdot C_1 = \frac{1}{f} \frac{C_1}{C_R}$$

f - frequency of the clock can be made as accurate as necessary




C_1/C_R - CAPACITOR AREA MATCHING (%)

HENCE ACCURATE TIME CONSTANTS CAN BE IMPLEMENTED ON MOS TECHNOLOGY CAPACITORS.

SC EQUIVALENTS



REPLACING RESISTOR WITH EQUIVALENTS



- ALL HIGH ORDER FILTER BLOCKS CAN BE REALISED AS SC EQUIVALENTS

- NON-FILTERING APPLICATIONS TOO ARE POSSIBLE

CONCLUSIONS

CMOS TECHNOLOGY

- EXCEPTIONAL FOR REALISING EXTREMELY LOW POWER CIRCUITS
- UNIQUE FOR REALISING INTEGRATED ACTIVE FILTERS (100kHz)
- HIGHLY COMPETITIVE FOR INTEGRATING MIXED ANALOG/DIGITAL PROCESSING FUNCTIONS
- REQUIRES SPECIAL CUSTOM DESIGN TECHNIQUES TO COMPETE WITH BIPOLAR LINEAR CIRCUITS

