



INTERNATIONAL ATOMIC ENERGY AGENCY
 UNITED NATIONS EDUCATIONAL, SCIENTIFIC AND CULTURAL ORGANIZATION
INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS
 I.C.T.P., P.O. BOX 586, 34100 TRIESTE, ITALY, CABLE: CENTRATOM TRIESTE



UNITED NATIONS INDUSTRIAL DEVELOPMENT ORGANIZATION



INTERNATIONAL CENTRE FOR SCIENCE AND HIGH TECHNOLOGY


INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS - 34100 TRIESTE (ITALY) VIA GRIGNANO, 9 (ADRIATICO PALACE) P.O. BOX 586 TELEPHONE 0422252 TELEFAX 0422253 TELEX 80494 ICHT I


SMR/542 - 5

**ICTP-INFN
 SECOND COURSE ON BASIC VLSI DESIGN TECHNIQUES
 18 February - 15 March 1991**

INTRODUCTION TO LIBRARIES

**Franck BUONANNO
 European Silicon Structures (ES2)
 72/78 Grand Rue
 Sevres 92310
 France**





OVERVIEWS-2

Overview of available ES2-LIBRARIES

Notes: _____

BASELIB 5-3		BASELIBRARY		
Part	Type	Cell Name	Description	
Primitives	AND	and2 and3 and4	2-Input 3-Input 4-Input	
	NOR	nor2 nor3 equiv	2-Input 3-Input Exclusive	
	NAND	nand2 nand3 nand4	2-Input 3-Input 4-Input	
	OR	or2 or3 wired or xor	2-Input 3-Input Wired Exclusive	
	INVERTER	not		
	WIRE	wire	connect buses	
	BOOLEAN	andnor12 andnor13 andnor22 andnor23 ornand12 ornand13 ornand22 ornand23 ornand33	$1 + (12 * 13)$ $1 + (12 * 13 * 14)$ $(11 * 12) + (13 * 14)$ $(11 * 12) + (13 * 14 * 15)$ $11 * (12 + 13)$ $11 * (12 + 13 + 14)$ $(11 + 12) * (13 + 14)$ $(11 + 12) * (13 + 14 + 15)$ $(11 + 12 + 13) * (13 + 14 + 15)$	
	Flip-flops	clocked	bdff bdffc bdffn bdffs	with Clear with Set, Clear with Set
		clocked transmission	(bdffct) (bdffsct) (bdffst)	with Clear with Set, Clear with Set
		clocked scan	bsdff (bsdffn)	with Set
transparent latches		latch latchc latchn latches	with Clear with Set, Clear with Set	
Inverting Buffers		buffer2 : buffer10	(2 x drive) : (10 x drive)	
	Tristate	tribuf1/not : tribuf6	(1 x drive) : (6 x drive)	
Adder		sumcar sum carry	Full Boolean Boolean	

MODEL Part Headers for Baselib Parts

and2: and [a(1:2)] -> b
andnor12: andnor (1,2) [a(1:m),b(1:n)] -> out
buffer2: buffer2 [a] -> b
ceqv: ceqv [a,abar,b,bbar] -> out
cxor: cxor [a,abar,b,bbar] -> out
eqv: eqv [a,b] -> out
nand2: nand [a(1:2)] -> b
nor2: nor [a(1:2)] -> b
not: not [a] -> b
or2: or [a(1:2)] -> b
ornand12: ornand (1,2) [a(1:m),b(1:n)] -> out
sumcar: sumcar [cin,a,b] -> sumbar,coutbar
sum: sum [coutbar,a,b,cin] -> sumbar
carry: carry [cin,a,b] -> coutbar
tribuf2: tribuf2 [c,cbar,a] -> b
trinet: trinet [c,cbar,a] -> b
wire: wire [a(1:*)] -> b(1:*)
wired or: wired or [a(1:*)] -> out
xor: xor [a,b] -> out

BASELIB 5-4

MODEL part Headers

The cell name as referenced by draft is on the left and the corresponding model code calls are on the right. Model part calls are generated automatically for circuits calls that are

designed in schematic form. Parts designed in "text form" directly in model code must use the corresponding functions as stated in the right column.

Notes: _____


MODEL Part Headers for Baselib Parts

bdff: bdff [clk, din] -> q, qbar
bdffc: bdffc [clk, din, clearbar] -> q, qbar
bdffct: bdffct [clkbar, d, clearbar] -> q, qbar
bdffn: bdffn [clk, din, clearbar, setbar] -> q, qbar
bdffs: bdffs [clk, din, setbar] -> q, qbar
bdffsct: bdffsct [clkbar, d, clearbar, setbar] -> q, qbar
bdffst: bdffst [clkbar, d, setbar] -> q, qbar
bsdff: bsdff [clk, a, b, s] -> q, qbar
bsdffn: bsdffn [setbar, data, serial data, scanbar, clock] -> q, qbar
latch: latch [load, din] -> q, qbar
latchc: latchc [load, din, clearbar] -> q, qbar
latchn: latchn [load, din, clearbar, setbar] -> q, qbar
latches: latches [load, din, setbar] -> q, qbar

BASELIB 5-5

MODEL part Headers

Notes: _____



Input / Output Cells

Using slim cells (Padlib2) for padlimited designs saves unused silicon. Padlib2 pads are all 581 um tall and the minimum width is 150

um. Flat cells (Padlib3) are all 319 um tall and minimum width is 623 um.

Notes: _____

PADLIB 5-7	
Pads	PADSYMBOLS
CMOS Input	
TTL Input	
BI-dir (Tri;L-act)	
Digital RC Oscillator	
Output	
Tristate Output	
Open Drain Output	
Crystal Oscillators	
Power	
Ground	


PADLIB 5-8



Pads	Padlib2 (slimpads)		Padlib3 (flatpads) only 2/1.5um	
	Name	Description	Name	Description
CMOS Input	ips8b ips8c ips8d ips1e ips4e	125 kΩ pull-up (typical) 9 kΩ pull-up (typical) Schmitt Trigger (invert) Schmitt Trigger (high drive/non-invert)	ipf8b ipf8c ipf8d	125 kΩ pull-up (typical) 9 kΩ pull-up (typical)
TTL Input	ips8g ips8h ips8i ips1j ips4j	125 kΩ pull-up 9 kΩ pull-up Schmitt Trigger (invert) Schmitt Trigger (high drive/non-invert)	ipf8g ipf8h ipf8i	125 kΩ pull-up 9 kΩ pull-up
BI-dir (Tri;L-act)	ios1k ios2k ios4k ios6k ios1p ios2p ios4p ios6p	CMOS input, 4mA CMOS input, 8mA CMOS input, 16mA CMOS input, 24mA TTL input, 4mA TTL input, 8mA TTL input, 16mA TTL input, 24mA	iof1k iof2k/3k iof1p iof2p/3p	CMOS input, 4mA CMOS input, 8mA TTL input, 4mA TTL input, 8mA
Digital RC Oscillator	drco2	10 Hz < f < 700 kHz		
Output	ops1u ops2u ops4u ops6u	4mA 8mA 16mA 24mA	opf1u opf2u/4u	4mA 8mA
Tristate Output	ops1w ops2w ops4w ops6w	4mA 8mA 16mA 24mA	opf1w opf2w/3w	4mA 8mA
Open Drain Output	ops1z ops2z ops4z ops6z	4mA 8mA 16mA 24mA	opf1z opf2z/4z	4mA 8mA
Crystal Oscillators	osc1 osc2 osc3	5 MHz → 30 MHz 100kHz → 5 MHz Low-power, 32 kHz		
Power	pwrco pwrkopor pwrpy	Core Core, Power-on Reset Periphery	vccfr vccf	Primary (Reference Pad) Secondary
Ground	gndco gndpy	Core Periphery	vssf	

Cell currents: Sink / Source (Military worst case)

Power-on Reset



Power-on Reset

The pwrkopor can replace one pwrco cell, where power-on-reset is needed.

When VDD drops below V_{on} (2.65V typ), res will be active.

Operating Voltage V_{op} (1V typ) gives the minimum supply voltage when res is active.

To make the por cells testable always follow the corresponding application note !

When VDD exceeds V_{off} (2.86V typ), res will be inactive.

Notes: _____

External Components of Crystal Oscillators

OSC1 can be used with fundamental and overtone crystals in the range 5-30 MHz;

If overtone crystals are used, the fundamental frequency must be suppressed with a corresponding LC network. Example :30 MHz crystal 3rd harmonic, $L_{ext} = 9\mu H$, $f_{fund} = 10MHz$

$\omega_0 = 2 \cdot 3.14 \cdot f_0 = \frac{1}{\sqrt{L_{ext} \cdot C_L}} \Rightarrow C_L = 3.1pF$


$\omega_{fund} = 2 \cdot 3.14 \cdot f_{fund} = \frac{1}{\sqrt{L_{ext} \cdot C_{ext}}} \Rightarrow C_{ext} = 28.1pF$

OSC2 is designed for use with fundamental crystals in the range 0.1-5 MHz;

Frequency range:

$C_{ext}=0$	5 MHz (typ)
$C_{ext}=20pF$	2MHz (typ)
$C_{ext}=50pF$	0.4MHz (typ)
$C_{ext}=200pF$	0.1MHz (typ)

PADLIB 5-10



External Components of Crystal Oscillators


The osc3 is for 32 kHz use only and needs no external capacitors.

Take care when using the osc cells in applications different from the ones described here.

Notes: _____

Digital Power Rail Concept for Padlib2

- minor ground rail does not pass through the bottom left;
- Padlib3 -> minor rails do not exist
- if top right corner has Padlib3 pads on either sides, main power does not pass through;



PADLIB 5-11

Digital Power Rail Concept for Padlib2

Notes: _____

Digital Power and Ground Supplies

Core and Periphery must be supplied

Core
supplied by minor Vdd from the bottom left and by minor Gnd from the top right.

Padding
Digital pads are supplied by all power and ground rails (4 in padlib2, 2 in padlib3). For each of these rails one corresponding pad must be instantiated.

Analogue pads are separately supplied by special analogue power and ground pads.

S: Stages
R: Row
C: Column

PADLIB 5-12

Analogue Functions

Analogue Functions are realized as special pads (analoglb) in the I/O-ring.

Together with a separate power supply architecture this ensures the specified performance (i.e. accuracy and digital noise decoupling).

Legend:
cw : clockwise cut ac : anti-clockwise cut

avddac I ↓ p(0:7)

agndcw I ↓ p(0:7)

PADLIB 5-13

Digital Power and Ground Supplies

Always keep in mind that additional power pads (i.e. pins) may be necessary in order to properly supply the chip !

Notes: _____

Analogue Functions

Because the analogue functions are realized in the same process as their digital counterparts, the supply- and input/output voltage limits are the same (i.e. 5V).

Notes: _____

Available Power and Ground Pads

Digital (padlib2)

pwrpy power for periphery (connects to main Vdd)
gndpy ground for periphery (connects to main Vss)
pwrco power for core (and periphery) (connects to minor Vdd)
pwrcoPOR as pwrco, but with power-on reset
gndco ground for core (and periphery) (connects to minor Vss)

Analogue (analogb)

avddac power supply pad (anti-clockwise rail cut)
avddcw power supply pad (clockwise rail cut)
agndcw ground (clockwise)
agndac ground (anti-clockwise)


benefits: core is isolated from output buffer switching noise, and input and output buffers are decoupled

PADLIB 5-14

Available Power and Ground Pads

Notes: _____

Mixed Analogue - Digital




PADLIB 5-15

Mixed Analogue - Digital


Notes: _____

8



Analogue and Digital Pad Placement

Notes: _____



Analogue and Digital Pad Placement

Notes: _____

Power and Ground Cell Rules

-Placement } checked by Solo command PDAUDIT
-Electrical Rules }

- Core must be adequately powered :
 - one pair of pwrco (bottom left) and gndco (upper right) for max. 40 mm² core and 68 Pads
 - must be placed within 16 Pads of the corner

- Peripheral output cells must be adequately powered :
current limits:

pwrpy: 80 mA (ind) (20 opslu)
gndpy: 64 mA (ind) (16 opslu)

if the current limits are not exceeded the max. distance is:

pwrpy-pwrpy: 15 mm (worst)
gndpy-gndpy: 8 mm (worst)

PADLIBS-18



Power and Ground Cell Rules

Relaxed Power and Ground Cell Rules

relax option (on) to PDAUDIT allows

- a relaxation of all standard rules by a factor of 2
- double bonding

But parametric figures cannot be guaranteed -> Derating:

0.4V for VIH and VIL
0.2V for VOH and VOL

e.g. TTL input VIL max = 0.4V (std. 0.8V)
VIH min = 2.4V (std. 2.0V)
CMOS output VOH min = 4.0V (std. 4.2V)
VOL max = 0.7V (std. 0.5V)

with double bonding the following limits exist for the corresponding py-pads:

I < 48mA (ind)

PADLIBS-19




Relaxed Power and Ground Cell Rules

Take care of reduced specs when using the "relaxed" option !


Notes: _____

Notes: _____



Double Bonding


Notes: _____



Interfacing with relaxed rules

When working with relaxed rules especially the derated VIL and VOL limits can cause problems when interfacing to TTL.

Notes: _____

ANALOGLIBS-22		 ANALOGLIBRARY	
Part Type	Cell Name	Description	
Converter	ADC8 (adc8p&adc8s)	8-Bit Suc. Appr. , 5.6us	
	ADCMX4 (adcmx4p&adc8s) ADCMX8 (adcmx8p&adc8s)	8-Bit Suc. Appr. with four/eight Multiplexed Inputs , 5.6us	
	dac	8 Bit Resolution 1/4 Bit Non- Linearity Potentiometric DAC	
	dac2	10 Bit potentiometric	
Operational Amplifiers	op11,12,13 op21,22,23 op31,32,33 op41,42,43	High speed High drive capability Low power High speed, line driver	
Comparators	comp21,22,23 comp31,32,33 comp41,42,43	Low power High speed; rail to rail common mode Zero offset; strobed; sample & hold; common mode	
Input/Output Multiplexer	aimux1,aomux1 aimux2,aomux2	High Channel Separation Low On-Resistance	
Voltage References	bgr vref2	1.25V Band Gap Reference Potentiometric Reference	
RC-Oscillators	vco1 arco	Voltage Controlled (sym. duty cycle) Resistor- Capacitor(asym. duty cycle)	
Digitally Programmable Gain Amplifier	pgadec1,2,3 pgalin1,2,3 pgalog1,2,3	8 different gain steps; decimal 16 different gain steps; linear 16 different gain steps; logarithmic	
Triplex LCD	lcdcom1,2,3 lcdvref lcdxyz	6 Phase Backplane Voltage Reference Voltage Pad 6 Phase Segment Voltage	
Wired OR	analogwiredor	Connecting analogue outputs	
Pads	avddac avddcw agndac agndcw ain aout	Power Pad anti-clockwise Power Pad clockwise Ground Pad anti-clockwise Ground Pad clockwise Analogue input Analogue output	

Analogue Simulation

An accurate analogue simulator (such as SPICE) is generally "slow", when compared to their digital counterparts.

For this reason ES2 has developed the following solution :

1. Characterisation of analogue cells via H-SPICE.
2. Extraction of the results into a digital simulation model (incorporating constraint checking e.g. Common Mode).
3. Thus the analogue functions can be simulated with a digital simulator.

ANALOGLIBS-23



Analogue Simulation

Notes: _____

Representing Analogue Signals Digitally

8-bit digital bus -> represents a single analogue wire

Decimal	Value on Bus Binary	Hex	Voltage Represented
0	0	0	0.0000
1	1	1	0.0196
8	1000	8	0.1569
15	1111	F	0.2941
63	11 1111	3F	1.2353
128	1000 0000	80	2.5098
160	1010 0000	A0	3.1373
192	1100 0000	C0	3.7647
240	1111 0000	F0	4.7059
255	1111 1111	FF	5.0000


ANALOGLIB5-24

Representing Analogue Signals Digitally

The minimum resolution is 19.6mV.

Notes: _____

Programmable Gain Amplifier



Gain	DECADE				LINEAR				LOGARITHMIC					
	sel2	sel1	sel0	Gain	sel3	sel2	sel1	sel0	Gain	sel3	sel2	sel1	sel0	
1	0	0	0	1	0	0	0	0	0 dB	0	1	0	0	0
1.25	0	0	1	2	0	0	0	1	2	1.26	0	0	0	1
2	0	1	0	3	0	0	1	0	4	1.58	0	0	1	0
5	0	1	1	4	0	0	1	1	6	1.99	0	0	1	1
10	1	0	0
20	1	0	1	15	1	1	1	0
50	1	1	0	16	1	1	1	1	30	31.6	1	1	1	1
100	1	1	1											

ANALOGLIB5-25

Programmable Gain Amplifier

Non-inverting PGA consist of an OpAmp with a resistor network. Digital decoding logic is used to select different gains. Note the use of the standby mode with on (input) at low level, out is connected to vgnD (virtuell ground) via the resistor network.



Decade: gain from 1 to 100 in 8 different steps.

Linear: gain from 1 to 16 in steps of one.

Logarithmic: gain from 0 dB to 30 dB in steps of 2 dB .

Notes: _____

12



Programmable Gain Amplifier continued

Each series of PGAs has three different bond versions.

If an input is stated "I" it may additionally be connected to an internal analogue signal !


Notes: _____

Comparator 2x and 3x

Note the use of the 'standby' mode, output high Z, with on (input) at low level.

Notes: _____

74



Comparator 4x


Strobed comparator with offset compensation; **inp(0:7)** is sampled while **hold** is low.

The output signal is valid after strobez changes from high to low. The output is high when **strobez** is high.

Comparison after **hold** changes from low to high.


Out (Output) low if **on** at low level.

Notes: _____




Operational Amplifiers

Notes: _____



Use of AIN and AOUT

Notes: _____



RC - Oscillators

ARCO2 has a frequency that depends on the values of R_{ext} (connected to Vdd) and C_{ext} (connected to Gnd or Vdd).

The frequency of the VCO1 is determined by V_{in} , V_{dd} , R_{ext} , C_{ext} . The output clock of the VCO1 is low during standby mode (on at low level).

Notes: _____

ARCO2 (Analogue RC-Oscillator)

- frequency is determined by Rext and Cext <500kHz
- low-power devices

$f < 10\text{kHz}$	$f = 1/RC$
$10\text{kHz} < f < 100\text{kHz}$	$f = 0.8/RC$
$100\text{kHz} < f < 600\text{kHz}$	$f = 0.6/RC$

ANALOGLIBS-32

ARCO2


Notes: _____

Voltage References

ANALOGLIBS-33

Voltage References

Notes: _____




DAC - Structure

The DAC is based on a string of sixteen polysilicon resistors connected between v_{refp} and v_{refn} . The four most significant bits select two tap-off points to be connected to A and B. The voltage difference AB is then applied across a string of transmission gates. The four

least significant bits select a tap-off point to be connected to the analogue output v_{out} .

If the output is buffered the output range is reduced to the common mode range of the voltage follower.

Notes: _____



Analogue Digital Converter

The division ($adc8s$ and $adc8p$) minimises the pad size, because the digital functions are implemented by means of optimised array logic as part of the ASIC core.


- Successive approximation
- Sample and Hold to store v_{in} during one conversion.
- 8-bit DAC to provide internal analogue voltages.

- A rail-to-rail comparator that compares the sampled input voltage with the internal DAC reference voltage.

For functional simulation $test$ (input) is at low level. In testmode ($test=high$) v_{in} is automatically sampled again before lsb -compare to set all 8 bits.

Notes: _____

TR




Analogue Digital Converter

The conversion process involves the following steps:

- All bits of the digital output bus d(0:7) are set to 0.
- Conversion begins when start goes from high to low and continues for 14 clock cycles.

- vin(0:7) is sampled for two clock cycles.
- EOC output goes high at the end of 14 clock cycles to indicate that conversion is complete and that the output data d(0:7) is valid.

Notes: _____




Triplexed LCD Driver Cells

To drive one LCD digit and two annunciators you need all these cells. For each additional digit you need to add an lcddec cell and three


lcdxyz cells. The lcdcom cells are common to all digits (up to 10) in a display.

Notes: _____



Triplexed LCD Driver Cells continued

Notes: _____





Process Independent Libraries

ASIC designs using process-independent libraries can be manufactured by any of the foundry processes supported by the Solo software. Note that these softmacro-cells do not

define either relative placement on silicon of the cells they use, or the lengths of the interconnections between them until the whole design has been placed and routed.

Notes: _____

FIRMLIBS-40			
 FIRMLIB Parametrisable Parts			
Part	Type	Cell Name	Description
Buffers	standard	es2buff9	drive strength = 9
	tristate	es2tri3 es24tri3 es2ntrl es2nbuff es2ninv	drive strength = 3 Combination of four Generic Non-Inverting
n-Input Gates		es2and es2nand es2nor es2or	AND NAND NOR OR
Flip-flops	D	es2dffrn es2dffsp es2syncd es2dasc es2muxff	with sync clear with sync set to catch async signals async set and clear with mux inputs
	E	es2effrn es2effsn	with sync clear with sync set
	JK	es2jkasc	async set and clear
	R/S	es2srff es2rsff	active high controls
Multiplexers		es2mux es2mux21 es2mux41 es24mux21	2:1 inverting 2:1 4:1 Combination of four 2-to-1
Registers	n-bit	es2reg4 es2regd es2regl es2regm	4-bit uses D-type flip-flops uses latches uses mux D-type ff
	n-bit Shift	es2sreg ps es2sreg spr es2sreg sps es2sreg ss	parallel in, serial out serial in, parallel out, clear serial in, parallel out, set serial in, out, clear
n-bit Counters	Sync	es2ctr es2ctrac	parallel load, sync clear parallel load, async clear
	Hard-coded Counter/timer	es2htimer	with clear
Adder		es2add2	2-bit full Adder
Demultiplexer		es2demux14	1-to-4 Demultiplexer

SYNCLIBS-41		
 SYNCLIB Synchronous Flip-Flops		
Part Type	Cell Name	Description
D-type	dff rn dff sp muxff	with clr with set with input mux
E-type	eff rn eff sn	with clr with set
T-type	tff rn tff sn	with clear with set
E/T-type	etff rn etff sn	with ena, clr and toggle with ena, set and toggle
RS-type	reff grp rp sp reff gsp sp rp reff rp sp reff sp rp	with set, clr and global clr with set, clr and global set with set and prioritised clear with set and prioritised set

SYNCLIB

Notes: _____

74LIBS-44		74LIB	
Part	Type	Cell Name	Description
Counters		hc160c/162c hc161c hc163c hc390c/393c hc4040c hc177c	Sync 4-bit decade Sync 4-bit binary, async clear Sync 4-bit binary, async clear 4-bit bcd and bi-quinary / 4-bit binary 12-bit ripple binary, async res 4-bit preset binary, async load/clear
	Up/Down	hc190c/190c hc191c/191c hc193c/669c	sync decade / + async res sync binary / + async res sync 4-bit binary, 2 ck (up,down) / 1 ck
Decoder/Encoder	Decoder	hc154d hc155d hc237d hc138d/137d hc139d	4-16 line, 2 ena(Inv) 2x 2-4 line or 1x 3-8 line 1-8 line with address latches 3-8 line /with addr latch(hc259d) 2-4 line
	Encoder	hc147e hc149e	10-4 line priority 8-8 line priority
Multiplexer		hc151m hc153m hc157m hc158m	8-1 4-1 Quad 2-1 Quad 2-1 (Inv out)
	Tristate	hc251m hc253m hc257m hc258m	8-channel 4-channel Quad 2-channel Quad 2-channel (inverted)
Flip-flop		hc173r hc174r hc175f	Quad tristate Hex with clear Quad with async clear
Buffer	Tristate	hc240b hhc240b hc241b hc244b hhc244b	Inverting octal Inverting octal (half) Octal Non-Inverting octal Non-Inverting octal (half)
Shift Register		hc194r hc195r hc299r x299r	4-bit bi-directional 4-bit parallel Universal Universal (separate I/O)
	8-bit	hc164r/595r hc165r/597r t165r hc166r x598r	serial-in -> parallel-out / +output register Parallel-in -> serial-out / +input register Parallel-in -> serial-out, reset serial or parallel IN -> serial OUT, reset parallel IN -> serial or parallel OUT +input register
Comparator		hc521mc hc686mc hc688mc	two 8-bit identify, enable in, one output two 8-bit magnitude (=, >), two outputs equal to hc521mc, but two input buses
Transceiver (8-bit)	tristate	hc651b hc245b	transceiver and register dir- and tristate control
Arithmetic		hc181a hc182g	ALU Look-ahead carry generator

ES2CELLS-45		ES2Cell	Philips Compatible
Part	Type	Cell Name	Description
Basic gates	AND	an210/310 an410/510	2-Input/3-Input 4-Input/5 Input
	NAND	na210/310 na410/510	2-Input/3-Input 4-Input/5-Input
	OR	or210/310 or410/510	2-Input/3-Input 4-Input/5-Input
	NOR	no210/310 no410/510	2-Input/3-Input 4-Input/5-Input
Decoders/Multiplexer	2-Input Exclusive	en210 ex210	nor or
	Decoder	de210 de212	2-to-4 2-to-4 (actH enable)
Flip-flops	Multiplexer	mu111 mu210	2-Input 4-Input
		pos-trig D-type	dfb20 dfc20 dfn20 dfp20
	neg-trig D-type	dtb13 dte13 dtn11 dtp13	preset, res res preset
	JK	jkb15 jkb20	neg-trig pos-trig
	Toggle	tab22 tac22 tap22	preset, res res preset
	Scan-neg-trig	sfdn1 sfln2	
Latches	transparent D	lah10/20 lal20	(high enable)/(2 x drive) (low enable)
	S/R	lab10/20	/(2 x drive)
Master and Slave Latches	Master (nor latch)	gm010 gm110 gm210 gm310 gm410 gm510 gms10	res set, res res set and res set
		Slave (nand latch)	gs010 gs110 gs210 gs310 gs410 gs510 gss10
Inverter		iv101 iv110/120/130 iv140/160/180	(10 x drive) (1 x drive)/(2 x drive)/(3 x drive) (4 x drive)/(6 x drive)/(8 x drive)
	Tri Inverter	iv212/222/242	(1 x drive)/(2 x drive)/(4 x drive)

ES2Cell - Boolean Functions


bf001	$a1 + b1 * b2$	bf051	$a1 * (b1 + b2)$
bf002	$a1 + b1 * b2 * b3$	bf052	$a1 * (b1 + b2 + b3)$
bf003	$a1 * a2 + b1 * b2$	bf053	$(a1 + a2) * (b1 + b2)$
bf004	$a1 * a2 + b1 * b2 * b3$	bf054	$(a1 + a2) * (b1 + b2 + b3)$
bf005	$a1 * a2 * a3 + b1 * b2 * b3$	bf055	$(a1 + a2 + a3) * (b1 + b2 + b3)$
bf006	$a1 + a2 + b1 * b2$	bf056	$a1 * a2 * (b1 + b2)$
bf007	$a1 + a2 + b1 * b2 * b3$	bf057	$a1 * a2 * (b1 + b2 + b3)$
bf008	$a1 + b1 * b2 + c1 * c2$	bf058	$a1 * (b1 + b2) * (c1 + c2)$
bf015	$a1 + b1 * (c1 + c2)$	bf065	$a1 * (b1 + c1 * c2)$
bf016	$a1 + (b1 + b2) * (c1 + c2)$	bf066	$a1 * (b1 * b2 + c1 * c2)$
bf017	$a1 + b1 * b2 * (c1 + c2)$	bf067	$a1 * (b1 + b2 + c1 * c2)$

ES2CELL5-46

ES2CELL

Notes: _____


Libraries



BLOCK55-47


Generated Blocks

Notes: _____



Available Ranges of RAMs

Notes: _____



Available Ranges of ROMs

Notes: _____

Available Ranges of PLA, MULT and DPRAM

PLA	min terms max. 128	1 to 64 inputs			
		1 to 32 outputs			
MULT	n*m max. 32*32	8 to 32 for n,m			
DPRAM:					
Parameter	Condition	Min	Max		
Maximum size		8	16K	Kbits	
Number of words	} Subject to maximum size	1	64	Bits	
Bits per word					
Supported number of words	} Steps of 8 words	8	256	Words	
		Steps of 16 words	272	512	Words
		Steps of 32 words	544	1024	Words
		Steps of 64 words	1088	2048	Words
		Steps of 128 words	2176	4096	Words
		Steps of 256 words	4352	8192	Words
Steps of 512 words	8704	16384	Words		
word size port A	n is a power of 2 in the range 1/64 to 64	word size A = n x word size B			
word size port B					


BLOCKSS-50

Available Ranges of PLAs, MULTIPLIERs and DPRAMs


Notes: _____

26

ROM/RAM : Read Cycle Timing Diagram




RAM : Write Cycle Timing Diagram




BLOCKSS-51

DPRAM/RAM (READ / MODIFY WRITE CYCLE)




DPRAM (READ / WRITE CONTENTION)

This applies if port b(a) writes to the same address that port a(b) is reading from;



BLOCKS5-52


PLA timing



BLOCKS5-53

PLA Timing

Notes: _____



Generate allows: Choice & Orientation of Blocks

- Several available aspect ratios e.g. (depends on size)
- automatic Rotation on (default), off (must be defined: -90, 0, +180);

The following rules apply for placement (during physical design) :

- Blocks cannot cross column borders !
- If blocks are placed in the same column they must be stacked above each other !

B : Block
L : Logic

no block rotation (default)

off (-90)

BLOCKSS-55

Generating Blocks

Notes: _____

Choice & Orientation of Blocks

Notes: _____

27

PLA and ROM Generation

Personality File for
PLA and ROM

```
.INPUTS 4
.OUTPUTS 7
.MINTERMS 12
.INNAMES
d0 d1 d2 d3
.OUTNAMES
s1 s2 s3 s4 s5 s6 s7
.PROG
0000 1111110
1000 0110000
0100 1101101
1100 1111001
```

```
.ADDRESS 10
.DATA 16
00 0F0F
01 1E1E
02 3C3C
: :
63 0F0F
```

Minimizing and Checking
PLA personality files via Syn-
thesise:

- 1) Create Personality file with suffix .pli
- 2) set syn block ...
set syn in pli
set syn out pla
- 3) **synthesise**
-> generates optimized PLA personality file with suffix .pla
- 4) set gen cell ...
set gen type pla
- 5) **generate**
draft
Read Library File

BLOCK55-56

PLA and ROM Generation

Notes: _____

BIST (Built-In Self Test for Generated Blocks)


Bist incorporates the additional hardware to free the designer from creating testvectors for blocks. So contrability and observability of blocks is no longer a problem.

BIST is provided by two commands:

GENERATE (with BIST option on)

BISTPREP (create .brp file before run)

Symbol for ROM with BIST




Bistprep analyses the expected signature output of all generated Blocks and creates a test file for post fabrication test at FAB.

BLOCK55-57


BIST



Notes: _____



ROM with BIST-Circuitry (Internal)


Notes: _____





Files used by BISTPREP

Notes: _____



Testability of Blocks achieved by BIST

Notes: _____

