



INTERNATIONAL ATOMIC ENERGY AGENCY
 UNITED NATIONS EDUCATIONAL, SCIENTIFIC AND CULTURAL ORGANIZATION
INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS
 I.C.T.P., P.O. BOX 586, 34100 TRIESTE, ITALY, CABLE: CENTRATOM TRIESTE



UNITED NATIONS INDUSTRIAL DEVELOPMENT ORGANIZATION



INTERNATIONAL CENTRE FOR SCIENCE AND HIGH TECHNOLOGY

INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS - 34100 TRIESTE (ITALY) VIA CARICANO, 9 (ADRIATICO PALACE) P.O. BOX 586 TELEPHONE (041) 234971 TELEFAX (041) 234974 TELETYPE 320044 ICTP I

SMR/542 - 9

ICTP-INFN
SECOND COURSE ON BASIC VLSI DESIGN TECHNIQUES
 18 February - 15 March 1991


Digital Design
"Algorithmic State Machine Design"

Paolo FARABOSCHI
 Dipartimento Ing. Biofisica ed Elettronica
 Università di Genova
 Via all'Opera Pia 11/A
 Genova 16145
 Italy

103 A

The microarchitecture of any computing unit can be subdivided into 2 parts:

- The control part
 - The Data Path.
- The Data Path is composed of hardware structures that perform data transformation and data storage.
 - The Control Part performs the control of the flow of the algorithm the computing machine has to accomplish.



The control part, on the basis of external controls and of the data path status, and of the present machine state, decides what commands have to be sent to the data path in order to perform a given algorithm.

The state of the machine implies the knowledge of present and past conditions to determine future behaviour.

At a given instant the control part performs a logic function which, by using appropriate input information, moves at the proper time to the next state.


A control part is then composed of two parts:

- COMBINATIONAL PART

That performs the logic function that moves from the current state to the next state and determines the proper output signals for the data path.

- STORAGE PART

That loads the state of the control part.



THE CONTROL PART CAN BE SYNTHESISED BY USING DIFFERENT METHODS. ONE OF THEM IS THE

ALGORITHMIC STATE MACHINES


METHOD.

SEQUENTIAL LOGIC

4

- Sequential circuits differ from combinatorial logic in that:
 - OUTPUTS ARE DEPENDENT ON PRESENT AND PAST VALUES OF INPUTS

This is possible because the circuit "remembers" the sequence of input states, by setting itself in stable configurations individuated by specific values of input and state variables.



SYNCHRONOUS CIRCUITS

- state variables change only at certain pre-defined times dictated by an external clock signal
- The clock is sufficiently long to enable all transients to die down
- Inputs can be synchronous or asynchronous

ASYNCHRONOUS CIRCUITS

- There is no reference signal
- Time intervals are specified by input intervals

THE ALGORITHMIC STATE MACHINE METHOD


5

- The description of the behavior of any processing system is provided by an ALGORITHM

ALGORITHM = sequence of events required to produce a set of actions from a given set of data

- FINITENESS: must terminate in a finite number of steps
- DEFINITENESS: each step must be precisely defined and unambiguous

General State Machine




$$Y(t+\Delta t) = W(t)$$

$$W(t) = g[X(t), Y(t)]$$

$$Z(t) = f[X(t), Y(t)]$$

- Time relationship for sync. machines



The design of an ASM implies the determination of the two equations:

$$X_N \leftarrow f(X_P, IN)$$

where X_N = the next state
 X_P = the present state
 IN = the input signals

$$OUT \leftarrow g(X_P, IN)$$

where OUT = output signals.

The two equations are derived from the algorithm that describes the behaviour of the machine.

An algorithm can be expressed through two types of statements:

* Transformation statements:

They specify operations performed by the data path, and represent commands issued by the control part.

A transformation can be determined by:

- the state of the machine,
- both the state and inputs

* Control statements:

They specify how to control the flow of the algorithm on the basis of the present state and of the input signals.

Example:

2 bit up-down synchronous counter
with set and reset.

start:

s_0 : if reset then $out = \emptyset$, goto s_0
 else if set then $out = 11$, goto s_3
 else if up then $out = 1$, goto s_1
 else $out = 11$, goto s_3


s_1 : if reset then $out = \emptyset$, goto s_0
 else if set then $out = 1$, goto s_3
 else if up then $out = \emptyset 1$, goto s_2
 else $out = \emptyset$, goto s_0 .

s_2 :

s_3 :

if ----- decision statement
 $out = 1$ transformation statement.

STATE SYMBOL




where:

x : is the binary code assigned to
the state

y : is the name of the state

z : is the list of the active outputs


DECISION SYMBOL




It describes the inputs of the ASM, and has two outputs.

The output is selected according to the value of the boolean expression.

Example:



CONDITIONAL OUTPUT SYMBOL



where :


Z is the list of the active outputs.

It has been introduced to represent the direct dependence of the outputs on the inputs.

It must be always followed by a state symbol, and must always follow a decision symbol.



SOME COMMON ERRORS OFTEN OCCUR IN THE DESIGN OF ASM CHARTS:

THEY CAN BE:




A machine cannot have two states at the same time. No rule is shown to select one state between b and c.

The right configurations are:




It is not possible to decide what is the next state -




This configuration is called:
WAITING LOOP

ASM CHARTS




This configuration is valid for synchronous machines only.

In an asynchronous machine it produces a continuous state change.



WRONG




RIGHT

WAITING LOOPS WITH CONDITIONAL OUTPUTS MUST BE AVOIDED.


• ASM CHARTS : provide a representation of the state transition and output functions of a state machine.

• BASIC BUILDING BLOCKS:


- STATE BOX



- DECISION BOX



- CONDITIONAL OUTPUT BOX



• NOTES


- only STATE BOXES have timing correspondence
- each path must be closed in a state box

• INVALID REPRESENTATION


LOOPING



LINK PATHS




ASYNC. CUES




SYNTHESIS FROM AN ASM CHART

Consider the following ASM CHART:




The synthesis process allows to design the function performed by the combinational logic of an ASM.



- The first step is to perform the state assignment of binary state variable values to states.
- In synchronous state machines with synchronous inputs the assignment can be arbitrary.

We choose to have two state variables (A, B) with the following state assignment.



The second step is to design the truth table of the combinational logic.

| INPUT | | OUTPUT | | |
|-------|----|--------|------|------|
| Z | BA | BA | CMD1 | CMD2 |
| φ | φφ | 1φ | 1 | 1 |
| 1 | φφ | 11 | 1 | φ |
| - | 1φ | φφ | φ | φ |
| - | 11 | φφ | φ | 1 |

$$B = \bar{B} \cdot \bar{A} \cdot \bar{Z} + \bar{B} \cdot \bar{A} \cdot Z = \bar{B} \cdot \bar{A}$$

$$A = \bar{B} \cdot \bar{A} \cdot Z$$

$$CMD1 = \bar{Z} \cdot \bar{A} \cdot \bar{B} + B \cdot A$$


$$CMD2 = \bar{B} \cdot \bar{A}$$

The KARNAUGH MAPS CAN BE USED TO MINIMIZE LOGIC EQUATIONS

CLASSIFICATION OF THE ALGORITHMIC STATE MACHINES

The ASM's have been sub-divided into 5 classes.

The schematic diagram of an ASM is the following:




This schematic includes the all 5 classes and it represents the more general ASM.

CLASS 0 MACHINE:

The class 0 machine is composed of a combinational circuit:



It has only one state. The outputs are always of conditional type.



CLASS 1 MACHINE



The next state does not depend on the current one and the outputs do not depend on inputs.


A class 1 machine is described by the following equations:

$$x \leftarrow f(IN)$$

$$OUT \leftarrow g(x)$$

An ASM CHART for a CLASS 1 machine does not contain any conditional outputs.


Example:



Truth table

| INPUTS A | NEXT STATE | | OUTPUTS $u_1 u_2 u_3$ |
|-------------|-------------|-------------|--------------------------|
| | X | Y | |
| \emptyset | 1 | 1 | $\emptyset \emptyset 1$ |
| 1 | \emptyset | \emptyset | $1 1 \emptyset$ |

CLASS 2 MACHINE



The class-2 machines do not have any input, the outputs only depend on the state.

$$OUT = g(x)$$

$$x = f(x)$$


These machines execute sequences of states, an example is given by the synchronous counter.

An ASM CHART for this class does not contain any decision symbol.

CLASS 3 MACHINE

28

25




A state depend on both the previous state and the inputs -
 It is described by the following equations:

$$x \leftarrow f(x, in)$$


$$OUT \leftarrow g(x)$$

Example:

Design a synchronous counter with an input P and an output Z .
 If P is true the counter counts up to five,
 otherwise the counter counts up to 3.
 Z signals when the counter reaches the value ϕ_4 .




A, B, C = state variables



Truth table

| INPUT P | R.STATE CBA | N.STATE CBA | OUT Z |
|---------|-------------|-------------|-------|
| - | 000 | 001 | 1 |
| - | 001 | 010 | 0 |
| 0 | 010 | 000 | 0 |
| 1 | 010 | 011 | 0 |
| - | 011 | 100 | 0 |
| - | 100 | 000 | 0 |

CLASS-4 MACHINE



A class-4 machine CHART can contain conditional outputs.

Q.26


Design an ASM which with the input of the form:



outputs the following waveform:




We can use a SYNCHRONOUS ASM with clock signal whose period is very short with respect to the input signal period.



ASH STATE ASSIGNMENT

| INPUTS | PRESENT STATE | NEXT STATE | OUTPUTS |
|--------|---------------|------------|---------|
| IN | A B | A B | OUT |
| 0 | 00 | 00 | 0 |
| 1 | 00 | 01 | 0 |
| - | 01 | 10 | 1 |
| 1 | 10 | 10 | 0 |
| 0 | 10 | 11 | 0 |
| - | 11 | 00 | 1 |

state assignment




- It is the most difficult step to solve
 - Codes must be unique -
 - Different assignments lead to different complexity -
 - Invalid assignment might lead to races -
- The state is kept in a STATE REGISTER of K memory elements.
 - If n is the number of states, it must be $2^k \geq n$

OPTIMIZATION CRITERIA

- Definition:
 - HANNING DISTANCE: number of different bits in two different configurations
- 1. MINIMIZE THE HANNING DISTANCE OF LINKED STATES
- 2. MINIMIZE THE HANNING DISTANCE OF STATES DEPENDING FROM SAME INPUT VARIABLES

Example: mod 10 counter (sync.)




- binary sequence coding is not the best ($\sum H = 15$)
- with a Gray coding we have the optimum ($\sum H = 10$)

STATE ASSIGNMENT


There are two general criteria that can be used to assign states in an ASM CHART.

1) Minimization of the number of variable changes

These criterium use the Hamming distance. It is defined Hamming distance between two states the number of variables which change moving from one state to the other. Consider the following ASM CHART:



EX: a: 000, c: 011
Hamming distance a-c = 2



Two contiguous states in the map have Hamming distance = 1


The criteria consist in evaluating the Hamming distance for all the possible state transitions:

| TRANSITION | DISTANCE | TRANSITION | DISTANCE |
|------------|----------|------------|----------|
| a - b | 1 | c - d | 1 |
| a - c | 2 | d - e | 1 |
| b - d | 2 | e - a | 2 |

The sum of the distances is 9.

The optimum assignment is that where the sum is ~~the~~ minimum.

In our case it is possible to have a better assignment



In fact:

| TRANSITION | DISTANCE | TRANSITION | DISTANCE |
|------------|----------|------------|----------|
| a - b | 1 | c - d | 1 |
| a - c | 1 | d - e | 1 |
| b - d | 1 | e - a | 3 |


The sum is 8.

2) Reduction of the dependency on input variables


→ easy

EX:

The following chart:



can be transformed in:



where x does not depend on V .


In an ASM chart with many decision blocks it is convenient to limit the dependency of the state variables on input variables.

MEMORY ELEMENTS: SR FLIP FLOP


ASYNCHRONOUS MEMORY ELEMENT
SET-RESET Flip-Flop

1. Transition table

| R | S | Q_{n+1} | \bar{Q}_{n+1} |
|---|---|-----------|-----------------|
| 0 | 0 | Q_n | \bar{Q}_n |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | -INVALID- | |



2. ASM CHART




1 state var (x)
2 state S

3. NEXT STATE FUNCTION

$$x_{next} = f(x, s, R)$$

We can suppose that (11) is an invalid configuration and introduce a don't care ($R=1, S=1$)

map for next x:



$$X = S + X \cdot \bar{R}$$


4. OUTPUT FUNCTION

Trivial: $Q = X, \bar{Q} = \bar{X}$

(or $\bar{X} = R + \bar{X} \cdot \bar{S}$ if we consider circling of 0s)

5. CIRCUIT IMPLEMENTATION

- USING NAND GATES $X = \overline{\bar{S} \cdot (X \cdot \bar{R})}$



- USING NOR GATES


$$X = \overline{R + (\bar{X} + \bar{S})}$$



MEMORY ELEMENTS: D Flip Flop


• SYNCHRONOUS D Flip Flop

Described as an async. machine
(with CK as input)



| CK | D | Q _{next} | Q _{next} |
|----|---|-------------------|-------------------|
| 0 | - | Q _n | Q _n |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

• ASM CHART



• STATE ASSIGNMENT

| | X |
|---|---|
| a | d |
| b | c |

Y

(2 STATE VAR.)
(4 STATES)

• NEXT STATE

X_{next}:

| | X |
|----|----|
| 0 | CK |
| CK | 1 |

$$X = XY + CK \cdot Y + CK \cdot \bar{X}$$


Y_{next}:

| | X |
|----|----|
| CK | CK |
| CK | CK |

$$Y = CK \cdot D \cdot \bar{Y} + CK \cdot Y + D \cdot Y$$

• CIRCUIT IMPLEMENTATION

In CMOS technology: it's used a completely different approach:



(only 4G mos.)

SYNTHESIS OF ASM CHARTS WITH FLIP-FLOPS

- Memory elements can be used to synthesize ASM charts.
Next state functions are expressed in less complex ways.

Ex: for the D flip flop (as an ASYNC. circuit)
we can use 2 SR for next state.

We have to compute Set and Reset maps for all state variables:

S_x

| | X |
|----|---|
| 0 | 0 |
| CK | 1 |

R_x

| | X |
|---|----|
| 1 | CK |
| 0 | 0 |

S_y

| | Y |
|----|----|
| CK | CK |
| 0 | 0 |


R_y

| | Y |
|----|----|
| CK | CK |
| 1 | 1 |

- Much easier function are derived


• OTHER MEMORY ELEMENTS:

JK- FLIP FLOP



| J | K | CK | Q _{next} | Q _{next} |
|---|---|----|-------------------|-------------------|
| - | - | 1 | Q _n | Q _n |
| 1 | 0 | ↑ | 0 | 1 |
| 0 | 1 | ↑ | 1 | 0 |
| 0 | 0 | ↑ | Q _n | Q _n |
| 1 | 1 | ↑ | Q _n | Q _n |

LATCH



| D | G | Q _{next} | Q _{next} |
|---|---|-------------------|-------------------|
| - | 0 | Q _n | Q _n |
| 1 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 |

RACES



ASYNCHRONOUS MACHINES

- STATE RACES

when an intermediate transient state can be captured by the input values and converted into an incorrect stable state (CRITICAL RACE)

EX.:

If the transitions are delayed



There is a spurious configuration (10) between (00) and (11)

The machine goes to state (c) instead than state (b) from which it oscillates back to (b)

- TO AVOID CRITICAL RACES:

SUBSEQUENT STATES CODES MUST HAVE DISTANCE EQUAL TO 1 (ASYNC. MACHINES)


NOTES:

- Not Always a state assignment is feasible
- Sometimes it may be necessary to
 - INTRODUCE EMPTY STATES
 - INCREASE THE NUMBER OF STATE VARIABLES

STATE ASSIGNMENT IN


ASYNCHRONOUS ASM

Consider the following chart:




which is part of an ASM CHART with 4 states:

The asynchronous ASM will be composed of two SR flip-flops and two combinational logics.



When I has a transition from ϕ to 1 , the flip-flops have to set to 1 . But we cannot expect that x and y reach the 1 at the same time.



We have 3 different situations:

1) $(a) \rightarrow (?) \rightarrow (b)$: From state (a) the machine goes to state $(?)$ and then to state (b) .


If in the ASM the $(?)$ exists we can have:

2) $(a) \rightarrow (?)$: The machine assumes the $(?)$ state as a stable state.

3) $(a) \rightarrow (?) \rightarrow (??)$: The state of the machine is unpredictable.


To avoid the situations shown above it is necessary that the distances among the states are always 1 .

In this way a state transition causes the change of only one variable and spurious states cannot be reached.




It is not always possible to have the distance equal to 1.

Consider the following chart:



It is necessary to add a transition state to insure that the distance between state is 1.



transition

An alternative to the addition of transition states is the introduction of new state variables.

In this way larger maps are obtained and is easier to have distance equal 1.

SYNCHRONOUS MACHINES

STATE RACES

SYNC. INPUT: There is never a problem: transients die down before the next edge

ASYNC. INPUT: it is possible that a ck edge latches a variable in a transient.

We must pay attention that only one state variable depends on an async. input.


TO AVOID STATE RACES:

[ALL STATES DEPENDING FROM THE VALUE OF ASYNC. INPUTS MUST HAVE DISTANCE EQUAL TO 1 (SYNC. MACHINES)]

NOTE:

- sometimes impossible situations may arise

$\left. \begin{matrix} b-d \\ b-c \\ c-d \end{matrix} \right\}$ with distance 1 IT IS IMPOSSIBLE




Then it's necessary

- TO MODIFY THE CHART

- TO SYNCHRONIZE INPUT VARIABLES

OUTPUT RACES

when state variable transition occur with finite delays: glitches may be present in some outputs




TO AVOID OUTPUT RACES:

1. Impose distance 1 to successive states (cyclic)
2. Synchronise outputs (but are delayed)
3. Validate outputs with a STRIFE
5. Acknowledge when user circuits are synchronous

SYNCHRONOUS ASM


TRANSITION RACES:

SUPPOSE TO HAVE AN ASM active on the rising edge of the clock. We know that synchronous inputs have a fixed relation with the clock, while asynchronous inputs are random.



We have problems with asynchronous inputs when they change at the same time of the clock.

Consider the following ASM chart:




If AS changes on the rising edge of ck we don't know how it will be interpreted (if AS = ϕ , or AS = 1).

Therefore from state (a) the machine can indifferently move to state (b) or to state (c).

But it ~~is~~ is also possible that, for the delays of the flip-flops, the machine reaches the states $\phi\phi$ or 11 .

To insure that the machine reaches the states b or c it is necessary that the two states have distance equal to 1.




EXAMPLE 1
ASYNCHRONOUS CIRCUIT

Problem: design of a circuit which finds which of two variables was the last to toggle.



$LA = \text{last } A$
 $LB = \text{last } B = \overline{LA}$

• ASM CHART:



STATE ASSIGNMENT:

| | |
|---|--------|
| | x |
| a | ϕ |
| b | c |
| | y |

NEXT STATE:

we use 2 SR flip flops

| | |
|----|----|
| | x |
| Sx | BA |
| | 0 |
| | BA |
| | 0 |
| | y |

$Sx = \overline{x} \cdot BA$

| | |
|----|------------------------|
| | x |
| Rx | 0 |
| | $\overline{B} \cdot A$ |
| | c |
| | $\overline{B} \cdot A$ |
| | y |

$Rx = x \cdot \overline{B} \cdot A$

| | |
|----|---|
| | y |
| Sy | $\overline{c} \cdot \overline{B} \cdot A$ |
| | $\overline{c} \cdot \overline{B} \cdot A$ |
| | c |
| | c |
| | y |

$Sy = \overline{y} \cdot \overline{B} \cdot A$

| | |
|----|------------------------|
| | x |
| Ry | c |
| | c |
| | $\overline{B} \cdot A$ |
| | $\overline{B} \cdot A$ |
| | y |

$Ry = c \cdot \overline{B} \cdot A$

• OUTPUT FUNCTIONS:

| | |
|----|------------------------|
| | x |
| LA | 0 |
| | c |
| | $\overline{B} \cdot A$ |
| | y |


$LA = \overline{x} \cdot \overline{y} + x \cdot y = \overline{x} \oplus y$

| | |
|----|---|
| | x |
| LB | 0 |
| | 1 |
| | c |
| | y |

$LB = x \cdot \overline{y} + \overline{x} \cdot y = x \oplus y$


**EXAMPLE:
SYNCHRONOUS CIRCUIT**

Bit stream decoder, with synchronous line input



we have to identify the sequence

1011



truth chart:

STATE ASSIGNMENT:

| | |
|---|---|
| | x |
| a | b |
| b | c |
| | y |

NEXT STATE:

we use 2 D flip-flops

| | |
|---|---|
| | x |
| 0 | 0 |
| 1 | 1 |
| | y |

$D_x = \bar{1}x\bar{y} + 1xy$

D_x

| | |
|---|---|
| | x |
| L | D |
| 1 | 0 |
| | y |


$D_y = \bar{x}y + L\bar{x}$

D_y

OUTPUT FUNCTIONS:

$SYNC = x\bar{y} \cdot L$

NOTE: the sync signal late only for half clock



Function on entire period we must add another state (and another state var)

To avoid output glitches:
 $SYNC = x\bar{y} \cdot L \cdot \bar{L}$ (stable)


SYNTHESIS OF LOGIC FUNCTIONS WITH PROGRAMMABLE DEVICES

- Development in IC technology → compact, flexible programmable devices
 - PLA programmable logic arrays
 - ROM read only memory


LOGIC ARRAYS: consist of a two-level array on AND ARRAY, connected to an OR ARRAY
ENABLE LOGIC FUNCTIONS IN SUM-OF-PRODUCTS FORM TO BE EASILY IMPLEMENTED

In all devices programming involves breaking or creating connections in strategic points in the array

POSSIBLE CONNECTIONS



ARRAY ORGANIZATION





2. ONE WORD FOR STATE-OUTPUT PAIR

Hypothesis:

- No conditional outputs
- Only one decisional block for state. (2 alternatives)

We can organize memory:

1. INPUT VARIABLES (CODED)
2. TRUE STATE
3. FALSE STATE
4. OUTPUTS



- k state variables
- n inputs
- m outputs



Memory requirements $(Eg, n + 2k + m) \cdot 2^k$ bits

- Some more hardware is required
 - k multiplexer 2-to-1 to choose false or true link paths
 - one multiplexer n-to-1 to choose input variables
- + large amount of memory is saved ($\sim 2^n$) with respect to the fully decoded approach

3. FAULT PATH (STATE+1)

Addresses:

- We can save more memory assuming that one of the 2 possible addresses is the previous one + 1.
- one address is redundant and can be eliminated



- Memory requirements

k state
 n input
 m output
 $(Eg, n + k + m) \cdot 2^k$ bits

- Hardware requirements: Incrementer (and the same multiplexers)

NOTES:

1. As not all states have outputs, it is sometimes convenient to define 2 FORMAT for the memory where 1 bit specifies the kind of format
- | | |
|---|-----------|
| 1 | OUTPUT |
| 0 | TEST LINK |
2. The structure becomes more and more similar to the CONTROL PART of microprocessors (with microprograms)