



INTERNATIONAL ATOMIC ENERGY AGENCY
UNITED NATIONS EDUCATIONAL, SCIENTIFIC AND CULTURAL ORGANIZATION
INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS
I.C.T.P., P.O. BOX 586, 34100 TRIESTE, ITALY, CABLE: CENTRATOM TRIESTE



UNITED NATIONS INDUSTRIAL DEVELOPMENT ORGANIZATION

INTERNATIONAL CENTRE FOR SCIENCE AND HIGH TECHNOLOGY

INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS 34100 TRIESTE (ITALY) VIA GRIGNANO, 4 (ADRIATICO PALACE) P.O. BOX 586 TELEPHONE (00361) 211111 TELEX 100449 INFN ITALY

SMR/542 - 10

ICTP-INFN
SECOND COURSE ON BASIC VLSI DESIGN TECHNIQUES
18 February - 15 March 1991

Digital Design
"Logic Design"

Paolo FARABOSCHI
Dipartimento Ing. Biofisica ed Elettronica
Università di Genova
Via all'Opera Pia 11/A
Genova 16145
Italy

LOGIC

DESIGN

Number Systems

- definitions
- operations and properties
- complements

Boolean Algebra

- Laws
- logic functions
- canonical forms
- minimization of logic functions
- Karnaugh Maps
- Hazards

ALGORITHMIC STATE MACHINES
DESIGNSSequential circuits

- properties
- ASM charts
- memory elements
- races
- synthesis procedures

ASM with programmable devices

- Logic with PLA's
- Techniques for ASM design with ROM's

Number Systems

A number system is a language system consisting of an ordered set of digits with rules defined for addition, multiplication and other mathematical operators.

The radix or base of a number system specifies the actual number of digits included in its ordered set.

A number can have an integer and a fractional part set apart by a radix point :

$$(N)_r = [\text{integer part}] \cdot (\text{fractional part})$$

It is defined JUSTAPOSITIONAL notation
the number representation where
a number is represented by a
sequence of symbols (digits) and the
value of a given symbol is determined
by the symbol itself and by its
position in the sequence.

$$(N)_r = \underbrace{(\alpha_{n-1} \alpha_{n-2} \dots \alpha_i \dots \alpha_3 \alpha_2 \cdot \alpha_{-1} \alpha_{-2} \dots \alpha_{-p} \dots \alpha_{-m})_r}_{\text{Integer portion} \quad \text{radix point} \quad \text{Fractional}}$$

The POLINOMIAL notation of a number
 $(N)_r$ can be written as follows:

$$(N)_r = \sum_{j=-m}^{n-1} \alpha_j r^j$$

Examples:

$$(7)_{10} = (111)_2 = (21)_3 = (7)_8$$

$$111_2 = 1 \cdot 2^2 + 1 \cdot 2^1 + 1 \cdot 2^0 = 4_{10} + 2_{10} + 1_{10} = 7_{10}$$

$$21_3 = 2 \cdot 3^2 + 1 \cdot 3^0 = 6_{10} + 1_{10} = 7_{10}$$

$$7_8 = 7 \cdot 8^0 = 7_{10}$$

The juxtapositional notation allows to execute operations on numbers by using the symbols of the represented numbers without taking into account the value of the symbols.

Thus, with the given numbers:

$$A = (a_{n-1}, \dots, a_0)_r \quad B = (b_{m-1}, \dots, b_0)_r$$

we have:

$$A+B = \sum_{i=0}^h (a_i + b_i) \cdot r^i$$

where $h = \max(n-1, m-1)$

$$A \cdot B = \sum_{i=0}^{n-1} \sum_{j=0}^{m-1} (a_i \cdot b_j) \cdot r^{i+j}$$

It is sufficient to build tables that specify the sum and the multiplication for every couple of symbols. The iterated application of those tables allows to compute sums and products for every couple of numbers.

For the binary system we have:

+	0	1
0	0	1
1	1	0

x	0	1
0	0	0
1	0	1

and then:

$$\begin{array}{r} 111010 \\ 10001 \\ \hline 1001011 \end{array}$$

$$\begin{array}{r} 110x \\ 1011 = \\ \hline 110 \\ 110 \\ \hline 000 \\ 110 \\ \hline 1000010 \end{array}$$

Complements of numbers

Given a number in base r , the definition of the r 's complement of the number is as follows:

$$(N)_{r,c} \triangleq r^n - N, \text{ if } N \neq \emptyset, \emptyset \text{ for } N = \emptyset$$

where $n = \text{number of digits in the integer portion of } N$

$r = \text{radix number}$

Examples:

$$(147)_{10,c} = 10^3 - 147 = 853.00$$

$$(0.53)_{10,c} = 1 - 0.53 = 0.47$$

$$(1010)_2,c = 2^4 - 1010 = 00110$$

With binary systems there are shortcut techniques that bypass the complementation operation.

One technique is as follows:

- (1) Invert each digit of the number
(Logical complement)
- (2) add 1 to the least significant digit of step (1)

For example, given 00010110.0110

$$\text{step (1)} \quad 11101001.1001$$

$$\begin{array}{r} \text{step (2)} + \\ \hline & 1 \\ 11101001.1010 \end{array}$$

$(r-1)$'s complement.

The definition of the r minus one complement of a number N is as follows:

$$(N)_{r-1,c} \triangleq r^n - r^m - N$$

where :

n = number of digits in the integer portion of N

m = number of digits in the fractional portion of N

r = radix number.

An $(r-1)$'s complement of a number in base 2 can be done simply by complementing each digit (0 or 1) of the number.

Subtraction

r 's and $(r-1)$'s complements are very useful in the subtraction. They allows to use the same hardware for addition and subtraction.

Subtraction with r 's complements.

Given two positive base r numbers M and S , $(M-S)$ goes as follows:

- (1) Add M to the r 's complement of S .
- (2) Check the result for overflow carry:
 - (a) If an overflow carry results, discard it. The rest of the result is $(M-S)$.
 - (b) If an overflow carry does not occur, the result of the first step is neg. Therefore, take the r 's complement of the result and add a negative sign to the result.

Examples:

$$(M-S) = (1010 - 0111)$$

$$\begin{array}{r} 1010 \\ 1001 \rightarrow 2's \text{ complement of } 0111 \\ \hline \text{overflow carry discarded} \leftarrow 0011 \rightarrow + \underbrace{0011}_{\text{answer}} \end{array}$$

$$(M-S) = (0111 - 1010)$$

$$\begin{array}{r} 0111 \\ 0110 \rightarrow 2's \text{ complements of } 1010 \\ \hline \text{no overflow carry } \phi \leftarrow 1101 \rightarrow - \underbrace{0011}_{\text{answer}} \end{array}$$

Subtraction with $(r-1)$'s complements.

(1) Add M to the $(r-1)$'s complement of S.

(2) Check the result for overflow carry:

(a) If an overflow carry exists, add it to the least significant digit.

(b) If an overflow carry does not exist, the result is negative. Therefore complement the result, and add a minus sign in front.

$$(M-S) = (1010 - 0111)$$

$$\begin{array}{r} 1010 \\ 1000 \rightarrow 1's \text{ complement of } 0111 \\ \hline \text{overflow carry } 1 \leftarrow 0010 \rightarrow 1 \\ \hline \underbrace{0011}_{\text{answer}} \end{array}$$

$$(M-S) = (0111 - 1010)$$

$$\begin{array}{r} 0111 \\ 0101 \rightarrow 1's \text{ complement of } 1010 \\ \hline \text{no overflow carry } \phi \leftarrow 1100 \rightarrow - \underbrace{0011}_{\text{answer}} \end{array}$$

BOOLEAN ALGEBRA

12

Following E. V. Huntington ("Sets of independent postulates for the algebra of logic", Trans. Am. Math. Soc., vol. 5, 1904),

the deductive theory based on 4 axioms and 10 postulates is called Boolean Algebra

The axioms are the followings:

- A set S
- An equivalence relation, represented by the symbol " $=_n$ ", valid for the elements of S .
- A binary operation, represented by the symbol " $+_n$ ", executable on the elements of S .
- A binary operation, represented by the symbol " \cdot_n ", executable on the elements of S .

Huntington's Postulates

- A set of elements S is closed with respect to an operator ; if for every pair of elements in S the operator specifies a unique result which is also in the set S .
- There exists an element ϕ in S such that for every A in S , $A + \phi = A$.
- There exists an element 1 in S such that for every A in S , $A \cdot 1 = A$.
- $$\begin{array}{l} (3a) \quad A + B = B + A \\ (3b) \quad A \cdot B = B \cdot A \end{array} \quad \left. \begin{array}{l} \text{commutative laws} \end{array} \right.$$
- $$\begin{array}{l} (4a) \quad A + (B \cdot C) = (A + B) \cdot (A + C) \\ (4b) \quad A \cdot (B + C) = (A \cdot B) + (A \cdot C) \end{array} \quad \left. \begin{array}{l} \text{distributive laws} \end{array} \right.$$
- For every element A in S , there exists an element \bar{A} such that $A \cdot \bar{A} = \phi$
 $A + \bar{A} = 1$
- There exist at least two elements A and B in S such that A is not equivalent to B .

If we define the two-valued Boolean Algebra system as follows:

14

15

A set $S = \{\phi, 1\}$,

" $+$ " the operation defined by:

$$1+1=1 \quad 1+\phi=\phi \quad \phi+1=1 \quad \phi+\phi=\phi,$$

" \cdot " the operation defined by:

$$1 \cdot 1=1 \quad 1 \cdot \phi=\phi \quad \phi \cdot 1=\phi \quad \phi \cdot \phi=\phi,$$

INVERTER, the operation defined by:

$$\bar{1} = \phi, \quad \bar{\phi} = 1.$$

We find that the two-valued Boolean algebra system satisfies the postulates.

The following identities can be found:

$$\begin{array}{ll} \phi \cdot A = \phi & 1 + A = 1 \\ 1 \cdot A = A & \phi + A = A \\ A \cdot A = A & A + A = A \\ A \cdot \bar{A} = \phi & A + \bar{A} = 1 \\ \bar{A} = A & \end{array}$$

that can be used to develop and prove the following theorems:

$$A + A \cdot B = A$$

$$A + \bar{A} \cdot B = A + B$$

$$AB + A\bar{B} = A$$

$$AC + \bar{A}BC = AC + BC$$

$$AB + AC + \bar{B}C = AB + \bar{B}C$$

$$\left\{ \begin{array}{l} \overline{A \cdot B \cdot C \dots} = \bar{A} + \bar{B} + \bar{C} + \dots \\ \overline{A + B + C + \dots} = \bar{A} \cdot \bar{B} \cdot \bar{C} \dots \end{array} \right.$$

De Morgan Laws:

$$f(x_1, y_1, z_1, 0, 1, +, \cdot) = \bar{f}(\bar{x}_1, \bar{y}_1, \bar{z}_1, 1, 0, +, \cdot)$$

St. M. O. D. H. L. O. R. S. :

$$\left. \begin{array}{l} f(x_1, x_2, \dots, x_n) = x_1 \cdot f(1, x_2, \dots, x_n) \\ \text{D.} \end{array} \right)$$

It is possible to introduce other logical operators as follows:

$$\text{NOR} \quad \bar{a} \vee b = \overline{\bar{a} + b}$$

$$\text{NAND} \quad \bar{a} / b = \overline{\bar{a} \cdot b}$$

$$\text{EXOR} \quad \bar{a} \oplus b = \bar{a} \bar{b} + \bar{a} b$$

$$\text{EQUIVALENCE} \quad \text{EXNOR} \quad \bar{a} \odot b = \bar{a} b + \bar{a} \bar{b}$$

The NOR and NAND operations are not associative so the notation: $\bar{a} \vee b \vee c$ is interpreted as $\overline{\bar{a} + b + c}$

and the notation $\bar{a} / b / c$ as:

The NOR operation allows to build the set f_{t_1}, \dots

The NAND " " " " " "

LOGIC FUNCTIONS

A transformation from $\{0, 1\}^n$ into $\{0, 1\}$ is called n -variables logic function.

Since there are 2^n different combinations of n variables, the number of different n -variables functions is 2^{2^n} .

For a set of logical variables, we may define any desired function by giving the function value for each possible set of variables values. A tabular form with input variables on the left and the function on the right is very useful for this display.

Such a display is called TRUTH TABLE.

EQUATIONS FROM TRUTH TABLE

Examples:

Let x a logic function of three variables A, B, C , it can be shown as follows:

A	C	B	X
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

Having chosen an ordering of the input variables (A, C, B in this case), the canonical truth table form lists all possible combinations of the variables' values, in binary numeric order.

1. SUM OF PRODUCTS FORM

Definition:

MINTERM OR CANONICAL PRODUCT TERM:

The logical AND of exactly one occurrence of every variable of the function -

To derive a sum-of-products form for a function from a canonical truth table, write the OR of the minterms for which the function is true.

2. PRODUCT OF SUMS FORM

Definition:

MAXTERM OR CANONICAL SUM TERM:

The logical OR of exactly one occurrence of every variable of the function -

To derive a product-of-sums form of a function from a canonical truth table, write the AND of each maxterm for which the function is false.

3. NOR-NOR FORM

Definition:

FUNDAMENTAL NOR

The logical NOR of exactly one occurrence of every variable of the function.

To derive a NOR-NOR form for a function from a canonical truth table, write the NOR of every fundamental NOR that is true connected with the assignments for which the function is false.

4. NAND-NAND FORM

Definition:

FUNDAMENTAL NAND

The logical NAND of exactly one occurrence of every variable of the function

To derive a NAND-NAND form for a canonical truth table, write the NAND of every fundamental NAND that is false connected with the assignments for which the function is true

It is possible to derive other forms to express a truth-table. This is done by applying the theorems of the BOOLEAN ALGEBRA. The following table reports 8 two levels forms and rules to follow to write a given expression

FORM	The assignments to consider are those for which the function is:	Rules for reading variable
AND-OR	True	asserted
OR-AND	False	not asserted
NAND-NAND	True	asserted
NOR-NOR	False	not asserted
NOR-OR	True	not asserted
NAND-AND	False	asserted
OR-NAND	True	not asserted
AND-NOR	False	asserted

MINIMISATION OF LOGIC FUNCTIONS

22

The minimization process is used to reduce the number of logical operators used to express a logic function.

The Keys to Boolean minimization lie in the theorems of Boolean Algebra:

$$\text{Thm 1: } A + AB = A, \quad A(A+B) = A$$

$$\text{Thm 2: } A + \bar{A}B = A+B, \quad A(\bar{A}+B) = AB$$

$$\text{Thm 3: } AB + A\bar{B} = A, \quad (A+B)(A+\bar{B}) = A$$

Examples:

$$(1) \quad F = CD + A\bar{B}C + ABC\bar{C} + BCD \xrightarrow{\text{Thm 1}} CD + A\bar{B}C + ABC\bar{C}$$

$$(2) \quad F = AB + BEF + \bar{A}CD + \bar{B}CD = \\ AB + BEF + CD(\bar{A} + \bar{B}) = \\ AB + BEF + CD(\bar{A}\bar{B}) = AB + BEF + CD \xrightarrow{\text{Thm 2}}$$

$$(3) \quad F = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + ABC\bar{C} + A\bar{B}\bar{C} \xrightarrow{\text{Thm 3}} \bar{A}\bar{B} + AC \xrightarrow{\text{Thm 3}}$$

KARNAUGH MAP (KM)

23

KM orders and displays the minterms in a geometrical pattern such that the application of the logic adjacency (Thm. 3) Theorem becomes obvious.

		1, A)	1, B)	2, A)	2, B)
		0	0	1	1
A	B	0			
				1	1
A	B	1		1	1
				0	0

2-VAR. map

		11, A)	11, B)	10, A)	10, B)
		00	01	11	10
A	B	00			
				1	1
A	B	11		1	1
				0	0
A	B	10		0	0
				1	1

3-VAR. map.

Example:

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

		111, A)	110, A)	101, A)	100, A)
		000	001	011	010
A	B	000			
				1	1
A	B	111		1	1
				0	0
A	B	110		0	0
				1	1
A	B	101		1	1
				0	0
A	B	100		0	0
				1	1

(B)

- logic product P_1 covers a logic product P_2
- if all the variables of P_1 are in P_2 .

Example: $P_1 = x_1, x_0$
 $P_2 = x_2 \bar{x}_1, x_0$

- logic function f covers a logic function g
- assignments do not exist for which f is false and g is true.

- logic product is a PRIME IMPLICANT of the logic function f if:

- f covers P .
- P is not covered by another logic product P^* that is covered by f and has fewer variables of P .

Theorem: A logic function f can be expressed by a minimal sum-of-products form, where all the logic products are prime implicants.

Example:

$$f(x_2, x_1, x_0) = x_2 \bar{x}_1 x_0 + x_2 x_1 x_0 + \bar{x}_2 x_1 x_0 +$$

$$\bar{x}_2 \bar{x}_1 x_0 =$$

$$\bar{x}_1 \bar{x}_2 + x_0$$

The prime implicants of f are:
 $\bar{x}_1 \bar{x}_2$ and x_0 .

Simplifying with K-Maps

Consider the expression:

$$X = A \cdot \bar{B} + \bar{A} \cdot \bar{B}$$

by using the identity $A \cdot B + \bar{A} \cdot B = B$
the expression can be simplified as follows:

$$X = \bar{B}$$

The key point for simplification is that a term B is "anded" with both A and \bar{A} . On the K-map this results in 1's both for $A=\phi$ and $A=1$ squares for $B=\phi$. The adjacent 1's are circled to remind that the variable A disappears from the simplified expression.

		A
	ϕ	1
ϕ	1	1
B	1	

The drawing of circles among adjacent 1's is the basis for using KMAP in Boolean simplification.

Depending on the position of the 1's, we may have several circles, each spanning a grouping of one, two, four ... 1's.

Circling two 1's causes two canonical terms to collapse into one term; one variable drops out.

Four circled 1's bring four terms into one term, eliminating two variables.

0	0	1
0	-	0

1	0	0
0	-	0

0	1	0
0	-	0

Typical circling of KMAP of 3-variables.

KMPS WITH VARIABLES

- It is possible to display and manipulate functions of many variables on a KMAP of smaller dimensions by entering the excess variables on the map
- To simplify functions with variables
 1. SET ALL VARIABLES TO 0 AND SIMPLIFY ON THE 1's REMAINING ON MAP
 2. RESTORE VARIABLES, SET 1's TO DON'T CARE AND MINIMIZE FOR EACH VARIABLE IN TURN
 3. COMBINE EXPRESSIONS GENERATED IN 1. AND 2.

EXAMPLE

1.

	A		
	0	0	1
	0	-	0
C	-	-	B

$\rightarrow A \cdot \bar{C}$

	A		
X	0	1	0
O	-	-	2
C	-	-	B

2.

	A		
X	0	-	0
O	-	-	0
C	-	-	B

$\rightarrow X \cdot \bar{A} \cdot \bar{B} \cdot \bar{C}$

3.

	A		
O	0	-	0
C	-	-	3

$\rightarrow \bar{B} \cdot \bar{A} \cdot C$

$$\text{OUT} = A \cdot \bar{C} + X \cdot \bar{A} \cdot \bar{B} \cdot \bar{C} + \bar{A} \cdot \bar{B} \cdot C$$

HAZARDS

- As the output of real gates has a finite delay (cannot change instantaneously), it is possible that for some transient



$$A = \bar{A}$$

which is a violation to boolean hypothesis

- Propagation delay (also caused by interconnections) can create spurious outputs (HAZARDS or SWITCHES)

Example:

$$Q = A \cdot B + \bar{A} \cdot C$$




28


HAZARDS ELIMINATION

DSE:

STATIC HAZARD when a change in an input variable causes a transitory change in an output variable that should have not changed



DYNAMIC HAZARD when a change in an input variable causes a transitory change in an output variable that should change [more than 2 levels]



HAZARDS ELIMINATION

• SUM-OF-PRODUCTS

A function may have hazards if and only if its Karnaugh map has adjacent 1's not enclosed in the same circle

Ex.:

	A			
	0	0	1	0
B	0	1	1	0
C	1	1	0	0

To eliminate hazards:
INTRODUCE REDUNDANT SQUARES

$$Q = AB + \bar{A}C + \underline{\bar{B}C}$$

• GENERAL CIRCUITS

There is no technique
It's better to make output logic insensitive to hazards
(e.g.: through synchronization)

29


NAND GATE

REALIZING LOGIC IN
HARDWARE

MOS technology provides two types of transistors:

n-type transistor

p-type transistor




The gate controls the passage of current between the drain and source.

Simplifying this to the extreme allows the MOS transistors to be viewed as simple on/off switches.

In the following we will assume that "1" is a high voltage normally set to 5 volts and called POWER or V_{DD} .


The symbol "0" will be assumed to be a low voltage, that is normally set to 0 volts and called GROUND or V_{SS} .



To have perfect switching:

The p-structure is used for passing 1's
The n-structure is used for passing 0's

NOR GATE



CMOS LOGIC

• CMOS properties :

- If 2 N-mos are placed in series, the composite structure is on if both inputs are on \rightarrow AND structure
- If 2 n-mos are placed in parallel, the composite structure is or if one of two inputs is on \rightarrow OR structure
- A similar property (dual) is valid for p-mos structure

[IT IS POSSIBLE TO DERIVE CMOS combinatorial circuits DIRECTLY FROM K-M]

• EXAMPLE

- Circling 0's :

$$\begin{aligned} F &= AD + BD + CD = \\ &= (A + B + C)D \end{aligned}$$

A	1	1	1	1
B	1	0	0	0
C	0	0	0	0
D	1	1	1	1


we derive the structure for the nmos part (function false)
variables true)

- Circling 1's

$$F = \bar{D} + \bar{A} \cdot \bar{B} \cdot \bar{C}$$

we derive the structure for the pmos part (variables false)
function true)

we can combine the 2 parts to form a CMOS gate




• NOTES :

- number of variables is limited by capacitance factor (BODY EFFECT)

- other approaches : TRANSMISSION GATES


(FOR MULTIPLEXER)




COMPOUND GATES

A compound gate is derived by using
a combination of series and parallel
switch structures.


Example: $F = \overline{(A+B+C)} \cdot D$



$$\bar{D} + \bar{A} \cdot \bar{B} \cdot \bar{C}$$



THE ADDER




A	B	C _{in}	SUM	C _{out}
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1


$$C_{out} = AB + C(A+B)$$

$$SUM = ABC + A\bar{B}C + \bar{A}\bar{B}C + \bar{A}BC =$$


$$\bar{C}_{out} \cdot (A+B+C_{in}) + A \cdot (B+C_{in})$$




LATCH REGISTER



PSEUDO-STATIC LATCH



static latch



STATIC D flip-flop with set and reset

TRANSMISSION GATE ADDER


- Cheaper way to implement an Adder in CMOS logic.
- We can use Transmission Gates to synthesize for instance : FULL ADDER :

$$\text{ODD} = A \oplus B = \bar{A} \cdot \bar{B} + A \cdot \bar{B}$$

$$\text{E.G.}_1 = \overline{A \oplus B} = \overline{\text{ODD}} = A \cdot \bar{B} + \bar{A} \cdot \bar{B}$$

$$\text{COUT} = \text{ODD} \cdot \text{CIN} + \text{EVEN} \cdot \text{B}$$

$$\text{SUM} = \text{ODD} \cdot \overline{\text{CIN}} + \text{EVEN} \cdot \text{CIN}$$



DIGITAL
ARITHMETIC

FIXED POINT NUMBERS

SIGNED NUMBERS

A signed number is represented by its 2's complement

Ex:

$$\begin{aligned} +10 &= 00010011 \\ -10 &= 11101101 \end{aligned}$$

FIXED POINT MACHINES

The algorithm remains the same regardless of how ~~the~~ numbers are interpreted
(as fractions or as integers)

$$\begin{aligned} \text{Ex.: REACTION: } & 0100.11 = \\ & = 1 \cdot 2^2 + 1 \cdot 2^{-1} + 1 \cdot 2^{-2} = \\ & = 4 + 0.5 + 0.25 = 4.75 \end{aligned}$$

FIXED POINT ADDITION

$$S = A + B$$

$$A = a_{n-1} a_{n-2} \dots a_0$$

$$B = b_{n-1} b_{n-2} \dots b_0$$

We discriminate among 3 cases

- 1) $A, B \geq 0 \Rightarrow S = |A| + |B|$
- 2) $B < 0, A \geq 0$
 - $|A| > |B|$ $\Rightarrow S = |A| + 2^n - |B|$
the carry is discarded (as it's positive)
 - $|A| < |B|$ $\Rightarrow S = 2^n - (|B| - |A|)$
there is no carry
- 3) $B < 0, A < 0 \Rightarrow S = 2^n - |A| + 2^n - |B| = 2^{n+1} - (|A| + |B|)$
the carry indicates a negative value

OVERFLOW

1. Whenever sign of the sum disagree with sign of the operands, which are the same

$$V_1 = a_{n-1} \cdot b_{n-1} \cdot \overline{s_{n-1}} + \overline{a_{n-1}} \cdot b_{n-1} \cdot s_{n-1}$$

2. When the carry of the MSB of the sum and i.e. carry of the sign agrees disagree

$$V_2 = C_{n-1} \oplus C_n$$

40

1) RIFCF CARRY

Based off full adders

worst case : n full-adder levels

$$\begin{cases} S_i = a_i \oplus b_i \oplus C_i \\ C_i = a_i b_i + (a_i + b_i) C_{i-1} \end{cases}$$

2) CARRY LOOK-AHEAD

We define

$$\begin{cases} \text{Generate Carry} \\ \text{Propagate Carry} \end{cases}$$

$$G_i = a_i \cdot b_i$$

$$P_i = a_i + b_i$$

$$C_i = G_i + P_i \cdot C_{i-1}$$

for more stages :

$$C_i = G_i + P_i C_0$$


$$C_2 = G_2 + P_2 G_1 + P_2 P_1 C_0$$

$$C_i = G_i + \sum_{k=0}^{i-1} \left(\prod_{j=k}^i P_j \right) G_k + \prod_{k=0}^i P_k C_0$$

If number of high-order gate inputs are limited,
we can organize addition in groups

3) CARRY SELECT ADDER

- 2 addition are performed according $C_{n-1} = 0$ and $C_{n-1} = 1$
- Multiplexers then choose the right result




**FIXED POINT
MULTIPLICATION**

$$A = a_n, a_{n-1}, \dots, a_0$$

$$B = b_m, b_{m-1}, \dots, b_0 \quad P = p_{m-1}, \dots, p_0$$

Negative multipliers: in order to provide correct result we have to complement multiplier and then adjust the sign of the result.



A: multiplicand (a)

B: multiplier (b)

D: high order bits of product (d)

C: carry (c)

1. $D \leftarrow 0$

$$C = 0, \dots, b_{n-1}$$

2. do determine if b_n is to be added to D

- b_n is loaded in D and carry in C

- D and B are shifted (as a group) right 1 bit

42 *

BOOTH'S ALGORITHM

Ideas: reduce the number of operations (additions) in add-shift techniques with BIT SCANNING operations.

1. SKIPPING OVER ZERO:

you can skip over b_i at the multiplier and then operate a shift of the right number of positions

2. SKIPPING OVER ONE:

using the identity

$$\begin{array}{r} 0011\dots11000 \\ \hline \downarrow \quad \downarrow \\ 0100\dots01000 \\ \hline (\text{one } b_i) \end{array}$$


↓ subtraction

we can transform sequence of $1s$ in subtraction sequence of $0s$

WALACE TREES

Consider 4 bit words

This leads to a parallel structure (N.M: no. of additions multiply module)



43 *

N. MH






Figure 3.36 A 4x4 NMM.

Modular
Multiplication
(8x8)
with NMM's




445

Carry
Save
adder




3-bit WALLACE TREE

5-bit
WALLACE
TREE



MODULAR
MULTIPLICATION




45

FLOATING POINT NUMBERS

FORMAT

$$A = f \cdot 2^e$$

$$\begin{cases} f = \text{mantissa} \\ e = \text{exponent} \end{cases}$$



- recision: There must be as many significant bits in f as possible \rightarrow normalization for a normalized fraction: $\frac{1}{2} \leq f < 1$

- range: \rightarrow seven-bit exponent has range $2^{-64} - 2^{63}$
if these limits are exceeded OVERFLOW or UNDERFLOW occur

FACTOR EXPONENTS

- Necessity to compare frequently exponents
- To avoid involving the sign:
exponents are usually converted to positive by adding a positive BIAS to them at the FP number is formed.
- with n bits, Bias = $+2^{n-1}$

$$e_{biased} = e + 2^{n-1}$$

$$-2^{n-1} \leq e_{biased} \leq 2^{n-1} - 1$$

$$0 \leq e_{biased} \leq 2^{n-1}$$

- 1.) Simplification of this
- 2.) Representation of FP with all 0's (infinity, not a number)

46^e

FLOATING POINT ADDITION

47^e

Using NORMALIZED operands

$$A_1 = f_1 \cdot 2^{e_1}$$

$$A_2 = f_2 \cdot 2^{e_2}$$

$$\frac{1}{2} \leq f_{1,2} \leq 1 - 2^{-n}$$

$$(n = \text{number of mantissa bits})$$

$$A_1 + A_2 = f_1 2^{e_1} + f_2 2^{e_2}$$

$$= \left[f_1 + [f_2 2^{-(e_1 - e_2)}] \right] 2^{e_1}, \quad e_1 > e_2$$

$$= \left[[f_1 2^{-(e_1 - e_2)}] + f_2 \right] 2^{e_2}, \quad e_1 \leq e_2$$


so, $e_1 > e_2 \rightarrow f_1$ is added to f_2 shifted (right shifted)

- In any case: THE TWO OPERANDS HAVE TO BE ALIGNED BEFORE ADDITION
 - compare magnitude of exponents
 - shift fraction with $|e_1 - e_2|$ position to the right
 - use the $\max(e_1, e_2)$ exponent for the result
- The result will have $0 \leq |f| < 2$ (for a carry out) and needs to be normalized

OVERFLOW, UNDERFLOW


- when aligning operands and adjusting exponents
 - word bits may be lost from the right end \rightarrow Fraction underflow
- what resulting fraction to 0 \rightarrow ?
 - usually the exponent is set to 0

FLOATING POINT ADDITION - 1



48

FLOATING POINT ADDITION - 2



FLOATING POINT
ADDITION / SUBTRACTION
UNIT




Figure 6.9 Floating point addition/subtraction unit.

FLOATING POINT
MULTIPLICATION

$$f_1 \cdot f_2 = (f_1 2^{e_1}) \cdot (f_2 2^{e_2}) = \\ = (f_1 f_2) 2^{(e_1 + e_2)}$$

Much simpler
than addition

- * $f_1 \cdot f_2$ is a fixed point multiplication
no alignment is necessary
- * $f_1 \cdot f_2$ and $e_1 + e_2$ can be operated in parallel
- * fast normalization is necessary
the resulting f :

$$\frac{1}{4} \leq |f_1 \cdot f_2| < 1$$


If $\frac{1}{4} \leq |f| < \frac{1}{2}$, we need post normalization
(1 shift left)

use if $\frac{1}{2} \leq |f| < 1$, we do not need normalization


OVERFLOW, UNDERFLOW

- when exponent are added the number may be too large
- are subtracted too small (division)
(exponent over/under-flow)

FLOATING POINT MULTIPLICATION - 1



FLOATING POINT MULTIPLICATION - 2






Figure 6.17 Floating-point multiplication unit.

