



UNITED NATIONS EDUCATIONAL, SCIENTIFIC AND CULTURAL ORGANIZATION
INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS
I.C.T.P., P.O. BOX 586, 34100 TRIESTE, ITALY, CABLE: CENTRATOM TRIESTE



UNITED NATIONS INDUSTRIAL DEVELOPMENT ORGANIZATION



INTERNATIONAL CENTRE FOR SCIENCE AND HIGH TECHNOLOGY

c/o INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS 34100 TRIESTE (ITALY) VIA GRIGNANO, 9 (ADRIATICO PALACE) P.O. BOX 586 TELEPHONE 040-224572 TELEFAX 040-224575 TELEX 460449 APH I

SMR/643 - 17

**SECOND COLLEGE ON
MICROPROCESSOR-BASED REAL-TIME CONTROL -
PRINCIPLES AND APPLICATIONS IN PHYSICS
5 - 30 October 1992**

PC-BASED SYSTEMS

**G. CANCELO
LEICI
Department of Electronics
National University of La Plata
1900 La Plata
Argentina**

These are preliminary lecture notes, intended only for distribution to participants.

SOFTWARE AND HARDWARE INTERFACING THE IBM PC

A Set of Three Lectures

Prof. Gustavo Cancelo

Universidad Nacional de La Plata, Argentina

- * Generalities. (one hour)
- * Introduction to the PC hardware and software (one hour)
- * The AT Bus. Example of an AT bus interface (one hour)

THE IBM PC FAMILY

1974-1978 8 bit personal computers: Intel 8080, Zilog Z-80, etc.

1981 IBM PC (Intel 8088)	4.77 MHz clock 256K RAM memory 360 Kby floppy computing power of about 1/4 MIPS
-----------------------------	--

1983 IBM XT model disk) models etc.)	same speed & comp. power introduces hard disk support (10Mby clones start making XT compatible (p.e Tandy 1000, TI business Pro,
---	---

1984 IBM AT model (Intel 80286)	12 MHz clock up to 16 Mby of RAM memory virtual memory hardware multitasking
------------------------------------	---

1987 IBM PS-2 Line (Intel 80286/386 16 MHz)	Microchannel bus Protected mode OS/2 operating system
--	---

1987 PC clones (Intel 80386 16 MHz)	keep using ISA bus also support protected mode
--	---

1989 PC clones (Intel 80486 25 MHz)	on chip floating point coprocessor + EISA bus
--	--

1993? 586 PCs announced by late 1992 but later
delayed due to market reasons

The PC- Introduction:

The PC constitutes a real family both in the sense of having a history, hence, a genealogical tree, but also in the diversity of products that coexist in the same generation.

Around 1980 when the idea of a PC was conceived at IBM, the market of personal computers was dominated by the so called 8 bit machines. They had 8 bit data bus paths both inside and outside the microprocessor. The PC was initially thought as another 8 bit machine but later turned as a 16 bit inside and 8 bit outside. Some IBM people thought the 8 bit machines had a short life and decided to use a 16 bit microprocessor. However, back in early 80s 16 bit peripherals were not so common and they were expensive, so they decide to use an Intel 8088 that has the architecture of a 16 bit processor (the 8086) but with an 8 bit data bus to the outside world.

After over a decade, a lot of water has passed under the bridge, the newer models go way far beyond the old PC in computational power and in every part of the PC computer where we look at.

The PC bus is an open standard, any one of us can start a business making PC boards of any kind. That helped a lot to place the PC as the most used computer in the world and the best cost effective. Nowadays, we can buy the fastest 486 PC starting at about U\$A 2000.

ADVANTAGES OF USING PCs:

There are approximately 50.000.000 PCs in the world.

Cheap (400-5.000 U\$A), reliable, service available everywhere in the world.
The first commodity computer.

The largest assortment of add-on boards and application programs. All known languages available.

MS-DOS, small, fast, it has no Input-Output protection. The user can change without restriction the interrupt vectors, etc. Most of the times a multitasking, multiuser environment is not needed. (pity the 640 kb limit).

It can handle different operating systems :

MS-DOS, DR DOS (romable) (640 kb limit)

XENIX , UNIX like

UNIX , multitasking, multiuser, large and slow;


Santa Cruz Operation (U\$A 2.000)

Mark Williams (only US\$100)

MINIX, UNIX like, public domain

WINDOWS 3.0, multitasking, uses all the memory
but it needs compatible programs. They are
coming out fast.

OS-2 Multitasking, uses all the memory.



Serving you since 1979

JDR Microdevices

2233 Samaritan Drive, San Jose, CA 95124

BUY WITH CONFIDENCE FROM JDR!

- 30-DAY MONEY BACK GUARANTEE
- 1 YEAR WARRANTY
- TOLL-FREE TECH SUPPORT

MMC
MEMBER COMPANY

UPRIGHT CASE

\$99⁹⁵

- Mounts 3 floppy and 4 hard drives
- Accommodates std. & mini motherboards
- 2 digit LED display

CASE-100A	\$99.95
PS-250TW 250W p. supply	\$129.95
PS-300TW 300W p. supply	\$149.95
CASE-50 Mini 286-style case	\$59.95
CASE-70 Std 286-style case	\$89.95
CASE-120	\$199.95

Mini-upright case w/200W power supply



POWER SUPPLIES

- UL approved
- 110/220VAC, 50/60Hz

PS-150 8088 150 watt	\$69.95
PS-200X 8088 200 watt	\$89.95
PS-200 286/386/486 200 watt	\$89.95
PS-250 286/386/486 250 watt	\$129.95
PS-300 286/386/486 300 watt	\$149.95



1024 X 768 NON-INTERLACED VGA PACKAGE

\$499⁹⁵

- 0.28mm dot pitch monitor & high-resolution VGA card
- Resolution up to 1024 x 768 in 256 colors*
- 512Kb video RAM expandable to 1Mb



VGA-PKG-1024N	\$499.95
VGA-PKG-1024+ 1024x768 interlaced VGA pkg	\$469.95
VGA-PKG 640x480 interlaced VGA pkg	\$349.95
VGA-MON-1024 1024x768 interlaced monitor	\$349.95
VGA-MON-1024N 1024x768 non-interlaced mon.	\$389.95

*Note: Requires 1Mb RAM for 1024 x 768 in 256 colors

2400 BAUD MODEM

\$49⁹⁵

- Internal data modem
- Hayes AT compatibility
- Incl. ProComm software

MCT-241 \$49.95



9600 BAUD EXTERNAL MODEM

- CCITT V.42bis/V.32/V.22bis/Bell 212A & Hayes AT compatible
- Asynchronous / synchronous

PRO-96E \$399.95

FAX/MODEM/PHONE SWITCH

- Save phone line charges! • Supports fax, modem, phone and answering machine from 1 phone line

FAXM-SWITCH	\$119.95
FAX-SWITCH Without modem connection	\$89.95

BREADBOARD ON-A-CARD

- Solderless breadboard with I/O, decode & timing circuitry

PDS-601 8-bit card	\$79.95
PDS-611 16-bit version	\$89.95


WIRE-WRAP PROTOTYPE CARDS

JDR-PR2 8-bit with I/O decode layout	\$29.95
JDR-PR10 16-bit with I/O decode layout	\$34.95

PORTABLE IC TESTER


- Tests the following 14 to 20-pin devices: 74 series TTL, 40 & 45 series CMOS & 4144 series DRAM up to 1Mb
- Identifies unknown part numbers

MOD-HIC \$129.95



MOTHERBOARDS

NEW!



20MHZ CACHE 486SX \$549


- 20MHz Intel 80486SX CPU • 64Kb cache memory on board (expandable to 256Kb) • Expandable to 32Mb on-board using 256Kb, 1Mb or 4Mb SIMMs (20Kb installed) • Includes Intel's "Vacancy" socket

MCT-M486SX	\$549.00
MCT-M486-50 Mini-size 50MHz cache 486	\$1295.00
MCT-M486-33 Mini-size 33MHz cache 486	\$895.00
MCT-C386-40 Mini-size 40MHz cache 386	\$499.95
MCT-C386-33 Mini-size 33MHz cache 386	\$449.95
MCT-M386-25 Mini-size 25MHz 386	\$349.95
MCT-M386SX-20 Mini-size 20MHz 386SX	\$299.95
MCT-M386SX Mini-size 16MHz 386SX	\$249.95
MCT-M286-16 Mini-size 16MHz 286	\$149.95
MCT-M286-12 Mini-size 12MHz 286	\$129.95
MCT-TURBO-10 Mini-size 10/4.77MHz 8088	\$69.95

16-BIT VGA CARD

\$49⁹⁵

- 8/16-bit 8088 and 286-386/486 compatible
- 640 x 480 in 16 colors
- 320 x 200 in 256 colors
- 256Kb video RAM



MCT-VGA-16	\$49.95
MCT-VGA-1024+ 1024x768, 512 Kb VGA card	\$149.95
MCT-FDC-ND 1.44Mb floppy controller	\$49.95
MCT-FDC-ED 2.88Mb intelligent floppy controller	\$79.95
MCT-IDEFN 16-bit IDE hard/floppy controller	\$29.95
MCT-IDEIO 16-bit IDE floppy/hard multi I/O	\$69.95
MCT-CIDEFH 16-bit IDE CACHE controller	\$299.95
MCT-IDE-8 8-bit IDE controller	\$99.95
MCT-AIO Serial/parallel/game port card	\$49.95
MCT-AIO-2 Two NS16550 serial/par/game port	\$89.95
DFINET-400 16-bit Ethernet card	\$149.95
GATEKEEPER PC security card	\$49.95
PCODE Diagnostic display card	\$49.95

UNIVERSAL PROGRAMMER

- Programs EPROMs, EEPROMs, microprocessors, PROMs, PAL/GALs and other PLDs; tests logic & memory devices
- Optional adaptors available for PLCC, PGA, QFP and multiple DIP devices
- Includes host adaptor card and cable

MOD-EMUP \$699.00

EPROM PROGRAMMER \$119⁹⁵

- Programs 24-32 pin EPROMs & EEPROMs from 16K-1024K
- Hex to OBJ converter
- Vpp 5, 12.5, 12.75, 13, 21 & 25V

MOD-MEP*	\$119.95
MOD-MEP-4 4-EPROM programmer unit	\$169.95
MOD-MAC Host adaptor card & cable	\$29.95

*Note: Requires host adaptor card

EPROM ERASER \$39⁹⁵

- Quickly and simultaneously erases up to 4 standard EPROMs

DATASE II \$39.95



CONNER 84Mb DRIVE PACKAGE

\$319

- CP-30084 84Mb, 19ms IDE hard drive, 16-bit floppy/hard disk controller, cables and instructions

NDKIT80 \$319.00



IDE HARD DRIVES

PART #	BRAND	CAP.	SPD.	TYPE	PRICE
CP-3000	Conner	42Mb	28ms	3.5" IDE	\$199
ST-351A	Seagate	42Mb	28ms	3.5" IDE	\$209
CP-30084	Conner	84Mb	19ms	3.5" IDE	\$299
ST-3096A	Seagate	84Mb	16ms	3.5" IDE	\$319
CP-30104	Conner	120Mb	19ms	3.5" IDE	\$379
ST-3144A	Seagate	131Mb	16ms	3.5" IDE	\$399
CP-3204F	Conner	212Mb	16ms	5.25" IDE	\$599

FLOPPY DRIVES

FDD-1.44A 1.44Mb, 3.5", Beige	\$79.95
FDD-1.44X 1.44Mb, 3.5", Black	\$79.95
FDD-1.2 1.2Mb, 5.25", Beige	\$89.95
FDD-360 360Kb, 5.25", Black	\$79.95
FDD-2.88A 2.88Mb 3.5" drive, Beige	\$149.95
FD-505 5.25" & 3.5" combo drive	\$199.95

DYNAMIC RAM

PART #	SIZE	SPEED	TYPE	PRICE
41256-60	256K x 1	80ns	DIP	1.69
414756-60	256K x 4	60ns	DIP	2.39
1MB-80	1M x 1	80ns	DIP	5.95
1MB-60	1M x 1	60ns	DIP	6.49
41256A98-80	256K x 9	80ns	SIMM	14.95
41256A98-60	256K x 9	60ns	SIMM	16.95
421000A98-10	1M x 9	100ns	SIMM	39.95
421000A98-80	1M x 9	80ns	SIMM	45.95
421000A98-60	1M x 9	60ns	SIMM	49.95
424000A98-80	4M x 9	80ns	SIMM	169.95
424000A98-60	4M x 9	60ns	SIMM	174.95

MATH CO-PROCESSORS intel

Each co-processor includes a manual, software guide and Intel's lifetime warranty.

PART #	SPEED	PRICE	PART #	SPEED	PRICE
8087-2	8MHz	129.95	80387-SXP	≤ 25MHz	119.95
8087	5MHz	89.95	80387-DXP	33MHz	199.95
80287-XL	12MHz	94.95	80487-SX	20MHz	499.95

ENHANCED KEYBOARD \$49⁹⁵

BTC-5339 101/102-key enhanced layout \$49.95


3-BUTTON MOUSE

\$14⁹⁵

- Accuracy 290 - 1450 DPI
- Opto-mechanical design
- Windows 3.1 compatible

JDR-MOUSE-3 \$14.95

MOUSE-PAD \$4.95



CALL FOR YOUR FREE JDR CATALOG TODAY!

FOR PC'S, SOFTWARE, MONITORS, DISK DRIVES, KEYBOARDS, MODEMS, CABLES, CONNECTORS, ICs, COMPONENTS, PROGRAMMERS, TEST EQUIPMENT, TOOLS & MORE!



NOW ORDER
24 HOURS
A DAY!

800-538-5000

Toll-free Fax ordering
800-538-5005

Local **408-559-1200**
BBS **408-559-0253**

Shipping & handling include \$5.00 for ground & \$7.50 for air. Orders over 1 lb. and foreign orders may require additional shipping charges—contact our Sales Dept. for the details. CA residents must include applicable sales tax. Prices subject to change without notice. We are not responsible for typographical errors. We reserve the right to limit quantities and to substitute manufacturer. All merchandise subject to prior sales. A full copy of our terms is available upon request. Items pictured may only be representative. JDR, the JDR logo, JDR Microdevices, and the MCT logo are registered trademarks of JDR Microdevices, Inc. Modular Circuit Technology is a trademark of JDR Microdevices, Inc. Copyright 1992 JDR MICRODEVICES

SOFTLINE®. THE BEST BUYS IN OVER 170 COUNTRIES.

SOFTWARE

Word Processors/Editors

Ami Pro	169/27
Ami Pro	231
Ami Pro	132
Ami Pro	307
Ami Pro	286
Ami Pro	223
Ami Pro	66
Ami Pro	168
Ami Pro	183
Ami Pro	77
Ami Pro	269/269

Desktop Publishing

Ami Pro	63/127
Ami Pro	335
Ami Pro	537
Ami Pro	256
Ami Pro	60
Ami Pro	189
Ami Pro	54
Ami Pro	132
Ami Pro	532
Ami Pro	182
Ami Pro	44/44
Ami Pro	322
Ami Pro	117
Ami Pro	109
Ami Pro	537

Project Management

Ami Pro	461
Ami Pro	457
Ami Pro	489
Ami Pro	465

Statistics

Ami Pro	684
Ami Pro	198
Ami Pro	254
Ami Pro	981
Ami Pro	773

Graphics

Ami Pro	316
Ami Pro	124
Ami Pro	2703
Ami Pro	140
Ami Pro	164
Ami Pro	384
Ami Pro	197
Ami Pro	474
Ami Pro	292
Ami Pro	335/366
Ami Pro	181
Ami Pro	294
Ami Pro	424

Database & Tools

Ami Pro	735
Ami Pro	414
Ami Pro	451

Integrated Packages

Ami Pro	513
Ami Pro	99
Ami Pro	320

Spreadsheets

Ami Pro	358/560
Ami Pro	513
Ami Pro	286
Ami Pro	328
Ami Pro	324

Network/Multiuser

Ami Pro	1147/1199
Ami Pro	695/1434
Ami Pro	2009/7197
Ami Pro	70
Ami Pro	459

Desktop Environments

Ami Pro	1133
Ami Pro	108
Ami Pro	89
Ami Pro	55

Personal Information Managers

Ami Pro	293
Ami Pro	243
Ami Pro	89

Communications

Ami Pro	1116
Ami Pro	136/343
Ami Pro	135/411
Ami Pro	123
Ami Pro	120
Ami Pro	136
Ami Pro	805
Ami Pro	141
Ami Pro	58
Ami Pro	120
Ami Pro	66
Ami Pro	286/367
Ami Pro	235
Ami Pro	175
Ami Pro	110
Ami Pro	207
Ami Pro	61
Ami Pro	74

Utilities

Ami Pro	386 To The MAX
Ami Pro	28
Ami Pro	28
Ami Pro	90
Ami Pro	84
Ami Pro	76
Ami Pro	32
Ami Pro	63
Ami Pro	122
Ami Pro	45
Ami Pro	33
Ami Pro	55
Ami Pro	104
Ami Pro	130
Ami Pro	299
Ami Pro	85
Ami Pro	86
Ami Pro	99
Ami Pro	117
Ami Pro	72
Ami Pro	112
Ami Pro	83
Ami Pro	245
Ami Pro	61
Ami Pro	49
Ami Pro	279
Ami Pro	74
Ami Pro	61
Ami Pro	44

Languages & Programming Tools

Ami Pro	182
Ami Pro	291
Ami Pro	102/102
Ami Pro	327
Ami Pro	123/123
Ami Pro	67
Ami Pro	183
Ami Pro	328
Ami Pro	99
Ami Pro	64
Ami Pro	66/66/66
Ami Pro	132
Ami Pro	48
Ami Pro	101
Ami Pro	71
Ami Pro	307/307
Ami Pro	101
Ami Pro	200
Ami Pro	99
Ami Pro	104
Ami Pro	161/644

Printers

Ami Pro	354
Ami Pro	413/756
Ami Pro	1627/1101
Ami Pro	3792
Ami Pro	273
Ami Pro	145
Ami Pro	246
Ami Pro	368
Ami Pro	800

Emulation Boards

Ami Pro	505
Ami Pro	729/430
Ami Pro	551

Input Devices

Ami Pro	386
Ami Pro	273
Ami Pro	125
Ami Pro	383
Ami Pro	158
Ami Pro	334
Ami Pro	1515

HARDWARE


Display Boards

Ami Pro	468/532
Ami Pro	197/217
Ami Pro	104/135
Ami Pro	338/681
Ami Pro	254/329

Networking

Ami Pro	299
Ami Pro	1335
Ami Pro	323
Ami Pro	1498
Ami Pro	131
Ami Pro	162
Ami Pro	422
Ami Pro	480
Ami Pro	514
Ami Pro	83
Ami Pro	265
Ami Pro	483/72
Ami Pro	480
Ami Pro	329
Ami Pro	691

Please call for items not listed



Fax your order & inquires to us 24 hours a day
1-718-438-2315

Call us at
1-718-438-6057

(9:00 to 17:00 U.S. EST, Mon-Fri)
All prices and payments are in U.S.D. and do not include shipping, insurance, and other fees VAT and duties will be collected at delivery. Please confirm prices, availability, shipping costs and other fees at time of order.



Ask for Federal Express, DHL or UPS,
if you want 2 to 4 day service through customs to your door.

For large orders, we also ship via economic Air Freight, with 1 week delivery. Please confirm shipping costs when placing your order.



For fastest Ordering, use your Visa, MasterCard, American Express, or EuroCard. Simply provide us with your credit card number, expiration date, shipping and billing addresses when ordering. A 3% surcharge is added.

Wire Transfer funds directly to our account at Manufacturer's Hanover Trust (ABA# 021000306) 4901-13th Ave., Brooklyn, NY 11219 Account No 1042063596065. Please add \$15.00 wire transfer fee and applicable shipping charges. Allow 1 week for confirmation of transfer.

We accept bank checks in US Dollars payable on a US Bank. Send your order with payment.

TERMS: All prices are subject to change without notice. We do not charge for credit card, and your order is shipped. All orders require proof of delivery and return number from our customer service department. (Maximum 20% restocking fee on returns). All returns are to be shipped prepaid and insured.




Softline International Division 1333 60th Street, Brooklyn, NY 11219 FAX: 1-718-438-2315

DISADVANTAGES OF THE PC FAMILY

It shouldn't be used for teaching. Memory segmentation is difficult to understand and manage. The new 80386 and 486 driven systems could be used as teaching platforms, but without MS-DOS.

THE WORSE OFFENDER IS MS-DOS ITSELF WITH ITS 640 KB MEMORY LIMIT. Otherwise we would live in a mono-computer world.

THE PARTS OF AN IBM XT LIKE COMPUTER



OPTIONS

Video Display :

monochrome Display Adapter (MCDA)
Hercules
Colour Graphics Adapter (CGA)
Enhanced Graphic Adapter (EGA)
Professional Graphics Adapter (PGA)
Video Graphics Array (VGA)

All the above video monitors and adapter are supported in all models of the PCs and DOS versions.

Floppy Drives :

5 1/4" drives 160kb-1.2 Mb
3 1/2" drives 720 kb - 1.4 Mb

DOS versions 3.2 and under don't not support 3 1/2" drives.

DOS FLOPPY DISK FORMATS

FORMAT	TRACKS	SECTORS PER TRACK	TOTAL USABLE SECTORS	CAPACITY
SSDD	40	8	320	160 KB
DSDD	40	8	640	320 KB
SSDD-9	40	9	360	180 KB
DSDD-9	40	9	720	360 KB
QD-9	80	9	1420	720 KB
QD-15	80	15	2400	1.2 MB
QD-18	80	18	2880	1.4 MB

Hard Disks :

Capacities from 10 Mb to 1 Gb. Disk controllers available in MFM, RLL, IDE, SCSI, etc.

Tape drives :

Open reel and cartridges from 60 to 500 Mb.

ETC, ETC

Intel processors

Intel 8088

- 16 bit internal architecture
- 8 bit external data path
- 1 Mby memory addressing
- 14 word register set
- 24 operand addressing modes
- byte, word and block operations
- 5 and 8 MHz clock
- Minimum/Maximum operation modes
- Multiplexed bus. Address and data low bytes are multiplexed (AD0-7). Addresses are valid during T1 clock and data during T2, T3, Tw and T4.
- A16-19 are also multiplexed with S6-3
- DEN* and AEN provide demux. timing.
- 8284A controller is used together with the 8088 in Maximum mode. Generate bus control timing and higher current at the outputs.






Figure 1. 8088 CPU Functional Block Diagram

231456-1



231456-2

Figure 2. 8088 Pin Configuration



231459-7

The 8086 and the 8088 differ in the external data bus. The 8088 is an 8-bit bus version of the 8086. Its instruction set and basic architecture are identical to the 8086. They differ also in speed, generally the 8088 is a 4.77 MHz chip (the NEC V20 reaches 12 MHz) while the 8086 is an 8 MHz chip.


The 8088/86 memory structure

The chips manage up to 1 Mbyte of memory from 00000 to FFFFF in hexadecimal notation. It requires 20 bit for the external bus address.

Two consecutive bytes form a word.

The smallest of the two byte addresses is the *word address*.

When the address of the word is an even number, the word is said to start at an *even address*, else it is an *odd address*.



In a word, bits from 0-7 are called the *low order byte*, while bits from 8-15 is the *high order byte*.

The address of the word is the lower of the two addresses of the bytes comprising the word, consequently the byte with the lower address is the low order byte of the word.

MOTOROLA STORES A WORD IN EXACTLY THE OPPOSITE ORDER.

In the 8088-86 memory structure words appear as being stored backwards.

The words stored in memory at odd and even addresses are :

071Dh and FF0Fh

A *paragraph* is a piece of contiguous memory containing 16 bytes. The *paragraph address* is the address of the lowest byte contained in the *paragraph*. The 1 Mb address space of the 8088 in paragraphs can be seen as

Paragraph address	Bytes within the paragraph
00000	00000-0000F
00010	00010-0001F
....
FFFF0	FFFF0-FFFFF

There is a total of 64k paragraphs in the 1 Mb memory space.

Memory segmentation

The absolute address of a byte or word requires 20 bits. However the 8088 is a 16 bit CPU. To obtain a 20 bit address out of 16 bit register Intel organised the memory space in segments. (this is the reason why the 8088 is no good for teaching)

One *segment* is any number of bytes up to a maximum of 64 kbytes. A *segment* may start at any place in memory as long as it is in a paragraph boundary. This means that the absolute address of any segment will always start with address that ends with a 0. (i.e. xxxx0h)

The *segment address* is 16 bit number.

To reference a byte within a segment, as the segment is 64 kb long, we need another 16 bit number (*the byte offset*)

The 8088-86 chip has 16 bit register, this means that the largest "address" that can be internally calculated is 16 bits long. But as we want to address 1Mb of extern memory we need a 20 bit address.

a) By splitting memory into paragraphs (16 bytes) any paragraph in memory can be represented by a 16 bit number.

b) Since a segment (64 kb) starts at a paragraph boundary, a byte can be referenced by means of a 16 bit offset from the start of the segment boundary plus the segment address.

Memory Segmentation and Segment registers

Any program running under MS-DOS is allowed to specify up to four distinct segments for simultaneous use within the program. Because any segment is limited to 64 kb, the programs is limited to referencing a total of 254 kb.

The intended purpose of each of these segments is identified by its name :

Code Segment : is the segment that contains the program instructions.

Data Segment : contains the program's data.

Extra Segment : may be used for storing additional data or for holding and manipulating strings.

Stack Segment : contains the programs run time stack, used for calling subroutines and passing arguments between routines.

REGISTERS IN THE 8088-86 ARCHITECTURE

General Registers : AX, BX, CX and DX are 16 bit general purpose registers which can also be considered as two 8 bit registers called AL, AH, BL, BH, etc.

Pointer and Index registers : The Stack Pointer points to the current top of the stack "within the stack segment". The Base Pointer contains an offset from the stack pointer to retrieve data placed on the stack. The Source Index and Destination Index are used for string operations but they are also general purpose index registers. The string instructions are a subset of the 8088 instruction set.

Segment Registers : CS, DS, ES and SS point to segments as explained before.

Program Counter : (instruction pointer) points to the next instruction to be executed. It is used with the CS register to fetch the next instruction from memory.

FLAGS

Nine flags that indicate the condition of the chip after the execution of the last instruction. The flags are tested and according to the result of the test the 8088 continues with the execution of the next instruction or branches to some other address.

FLAG	MNEMONIC AND NAME	FUNCTION
OF	overflow	Set if result has overflowed a range.
DF	Direction Flag	Determines the direction of string instructions.
IF	InterruptEnable	Allows-disallows interrupts to be processed.
TF	Trap Flag	If set the 8088 single steps, for program debugging.
SF	Sign Flag	Set when result is negative
ZF	Zero Flag	Set when result is zero.
AF	Auxiliary Flag	Set when a carry is generated from the least significant four bits of
PF	Parity Flag	Set when parity of result is even
CF	Carry Flag	Set if result has generated a carry.

INPUT/OUTPUT STRUCTURE

There are special instruction to address I/O ports, IN and OUT. The 8088 is capable of addressing 64 k ports.

INTERRUPTS

An interrupt allows the computer to suspend whatever it was doing and switch to some other task based on something that causes the interruption.

When the micro is interrupted "a record" of what it was doing is kept on the stack in order for the micro to resume the work where it left it.

There are three types of interrupts : hardware interrupts, exception interrupts and software interrupts.

You have already heard a lot about hardware and software interrupts.

Exception interrupts are generated when during the execution of a program the chip finds an instruction that, for example doesn't exist in its "repertoire" or when we are trying to divide by zero. In the previous cases the chip generates an "exception interrupt" to abort what it was doing ,that was irreparably flawed, and recover itself from the difficulty.

THE INTEL 8088-86 MICROPROCESSOR CHIPS

FLAGS

GENERAL PURPOSE REGISTERS

AX	AH	AL
BX	BH	BL
CX	CH	CL
DX	DH	DL

SP- Stack Pointer

BP- Base Pointer

SI- Source Index

DI- Destination Index


PC- Program Counter

CS- Code Segment

DS- Data Segment

SS- Stack Segment

ES- Extra Segment



A single 16 bit register comprised of two eight bit bytes

Intel 80286

- High speed CHMOS technology
- 16 bit internal/external architecture
- 16 Mby memory addressing
- 14 word register set
- 8 operand addressing modes
- byte, word and block operations
- 12 MHz clock (5 times faster than a 5 MHz 8088)
- Minimum/Maximum operation modes
- Upward software compatibility with 8088
- Protected virtual address mode. 4 levels of privilege
for Kernel, System services, Op Sys Extensions, Applications


ROM-BIOS (Basic Input Output Service routines)

- Interrupt-driven service calls
- BIOS routines are re-entrant
- Service routines are grouped by speciality within the same interrupt level

BIOS service routines

- Boot strap service
- Equipment list
- Time services
- Video service
- Print-screen
- Memory size
- Disk services
- Serial port (RS-232) service
- Parallel port service
- Keyboard service
- Tape service

Memory models



Six well known memory models

Tiny: code, data and stack fit in 64K. CS,DS,SS,ES are set to the same constant segment

Small: Uses two different segments one for code (CS) and another one for data and stack (DS,SS,ES)

Medium: Data segment fixed, allowing only 64K. Code segment can be variable

Compact: The inverse of Medium model

Large: Variable segments for either code and data

Huge: Variable segments for either code and data. Static data allowed to be > 64K

Large and huge also differ in the way they increment the segment and offset when used from a high level language compiler.

PC Memory issues

- real memory space 1Mby
- user working memory area 640 Kby

Memory expansion

- extended memory
 - virtual memory - VDISK
 - protected mode
- expanded memory
 - EMM memory manager

PC limitations

Memory addressing

- AT 286 can install 16 Mby of memory in extended space
- VDISK can access that memory as virtual memory with limitations
- DOS lives in a 1 Mby memory space
- Printer spoolers and TSR (resident) programs make things worse

Static Memory manager

- DOS was built based on a CPU with no memory management capabilities
- Once loaded, DOS applications "own" the physical memory and they cannot be moved around.

Memory integrity

- DOS sees the memory as a single block.
- DOS makes no distinction between user and operating system or privileged applications.
- Application errors usually affect the entire system and halt the machine, avoiding the possibility of debugging the error.
- Multitasking systems need protection between user memory and system memory.

PC limitations

I/O control

- DOS I/O devices are accessed by interrupts to the BIOS
- Since there are no privileges in DOS, applications can modify the interrupt vector table and configure their own drivers
- This practice is forbidden in a multitasking system

Multitasking

- Multitasking in DOS is almost impossible because it is not re-entrant
- Multiple tasks under DOS using the mechanism of PC-DOS I/O extension are impossible to coexist.

The OS/2 environment


- Runs the 286 processor in protected mode
- Allows 16 Mby of real (physical) memory
- Virtual memory support. Segment swapping, page fault.
- Memory isolation/protection. User programs are terminated when violate user memory rules.
- Provides user program error debugging
- I/O protection

Design of an AT-PC board interface

- I/O location configurable by switches.
- Software configurable Dual Port Memory in PCs memory space.
- High speed access. 0 wait state.
- Low power consumption. HCMOS technology.

AT based 16 bit memory board

I/O write timing diagram



AT based 16 bit memory board

I/O write timing diagram






FIG. 2 EP900 BLOCK DIAGRAM



EP900

2


Pin #'s in () pertain to 44 pin JLCC package.



ALTERA

30

Figure 4. I/O Configurations



COMBINATORIAL

I/O SELECTION

OUTPUT/POLARITY	FEEDBACK
Combinatorial/High	Pin, None
Combinatorial/Low	Pin, None
None	Pin

D-TYPE FLIP-FLOP

I/O SELECTION

OUTPUT/POLARITY	FEEDBACK
D-Register/High	D-Register, Pin, None
D-Register/Low	D-Register, Pin, None
None	D-Registered
None	Pin

FUNCTION TABLE

Q	Q _n	Q _{n-1}
0	0	0
0	1	0
1	0	1
1	1	1

TOGGLE FLIP-FLOP

I/O SELECTION

OUTPUT/POLARITY	FEEDBACK
T-Register / High	T-Register, Pin, None
T-Register / Low	T-Register, Pin, None
None	T-Register
None	Pin

FUNCTION TABLE

T	Q _n	Q _{n-1}
0	0	0
0	1	1
1	0	1
1	1	0

JK FLIP-FLOP

I/O SELECTION

OUTPUT/POLARITY	FEEDBACK
JK Register/High	JK Register, None
JK Register/Low	JK Register, None
None	JK Register

FUNCTION TABLE

J	K	Q _n	Q _{n-1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

SR FLIP-FLOP

I/O SELECTION

OUTPUT/POLARITY	FEEDBACK
SR Register/High	SR Register, None
SR Register/Low	SR Register, None
None	SR Register

FUNCTION TABLE

S	R	Q _n	Q _{n-1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1

THE IBM PC BUS (I/O CHANNEL)

The IBM bus (I/O channel) is a set of 62 lines connected to five card-edge connectors. Non system hardware is added to the PC by simply plugging cards into the connectors. (see pin-out in next transparency)

The lines can be classified according to the function they perform : (details in the IBM spec-sheets)

Address - A0-A19

Data - D0-D7


Control - MEMW, MEMR, IOR, IOW (All active low),
ALE, AEN, I/O CH RDY, RESET DRV

Direct Memory Addressing (DMA) - DRQ1-DRQ3,
DACK1-DACK3, TC

Interrupt - IRQ2-IRQ7

Clocks - OSC, CLK

Power Supply - +5, -5, +12, -12, GND



The address lines are 20. They can code memory addresses from 00000h to FFFFFh (1 Mb).

But only 16 lines are active during an I/O cycle . This limits the I/O port to addresses from 0000h to 0FFFFh (64 k). In the IBM PC only the lower 10 of these lines are decoded during an I/O instruction limiting further the range of I/O channels to 1 k.

The main control lines needed to connect an I/O card are :

IOR I/O read, active low during I/O read.

IOW I/O write, active low during I/O write.

A memory read or write cycle uses four clock cycles while an I/O read or write uses five clock cycles that can even be complemented by several wait cycles under request from the I/O card.


PROCESSOR INITIATED BUS CYCLES

Designing an interface requires a good understanding of bus cycles and of its timing restrictions.

We are only interested in I/O read and write cycles although a memory cycle is not much different.

The clock signal is a 2 to 1 mark space ratio with a low time of 140 ns and a high of 70. A single bus access requires five clock cycles. Hence, an I/O cycle can be completed in a minimum of 1.02 microsec at 4.77 MHz.

You can extend the I/O read-write cycle by a period asserting the I/O CH RDY line .The PC senses this level on the leading edge of T2.



I/O Channel Description

The following is a description of the IBM Personal Computer XT I/O Channel. All lines are TTL-compatible.

Signal	I/O	Description
OSC	O	Oscillator: High-speed clock with a 70-ns period (14.31818 MHz). It has a 50% duty cycle.
CLK	O	System clock: It is a divide-by-three of the oscillator and has a period of 210 ns (4.77 MHz). The clock has a 33% duty cycle.
RESET DRV	O	This line is used to reset or initialize system logic upon power-up or during a low line voltage outage. This signal is synchronized to the falling edge of clock and is active high.
A0-A19	O	Address bits 0 to 19: These lines are used to address memory and I/O devices within the system. The 20 address lines allow access of up to 1 megabyte of memory. A0 is the least significant bit (LSB) and A19 is the most significant bit (MSB). These lines are generated by either the processor or DMA controller. They are active high.
D0-D7	I/O	Data Bits 0 to 7: These lines provide data bus bits 0 to 7 for the processor, memory, and I/O devices. D0 is the least significant bit (LSB) and D7 is the most significant bit (MSB). These lines are active high.
ALE	O	Address Latch Enable: This line is provided by the 8288 Bus Controller and is used on the system board to latch valid addresses from the processor. It is available to the I/O channel as an indicator of a valid processor address (when used with AEN). Processor addresses are latched with the falling edge of ALE.
I/O CHECK	I	-I/O Channel Check: This line provides the processor with parity (error) information on memory or devices in the I/O channel. When this signal is active low, a parity error is indicated.

Signal	I/O	Description
I/O CH RDY	I	I/O Channel Ready: This line, normally high (ready), is pulled low (not ready) by a memory or I/O device to lengthen I/O or memory cycles. It allows slower devices to attach to the I/O channel with a minimum of difficulty. Any slow device using this line should drive it low immediately upon detecting a valid address and a read or write command. This line should never be held low longer than 10 clock cycles. Machine cycles (I/O or memory) are extended by an integral number of CLK cycles (210 ns).
IRQ2-IRQ7	I	Interrupt Request 2 to 7: These lines are used to signal the processor that an I/O device requires attention. They are prioritized with IRQ2 as the highest priority and IRQ7 as the lowest. An Interrupt Request is generated by raising an IRQ line (low to high) and holding it high until it is acknowledged by the processor (Interrupt service routine).
\overline{IOR}	O	-I/O Read Command: This command line instructs an I/O device to drive its data onto the data bus. It may be driven by the processor or the DMA controller. This signal is active low.
\overline{IOW}	O	-I/O Write Command: This command line instructs an I/O device to read the data on the data bus. It may be driven by the processor or the DMA controller. This signal is active low.
\overline{MEMR}	O	Memory Read Command: This command line instructs the memory to drive its data onto the data bus. It may be driven by the processor or the DMA controller. This signal is active low.
\overline{MEMW}	O	Memory Write Command: This command line instructs the memory to store the data present on the data bus. It may be driven by the processor or the DMA controller. This signal is active low.

Signal	I/O	Description
DRQ1-DRQ3	I	DMA Request 1 to 3: These lines are asynchronous channel requests used by peripheral devices to gain DMA service. They are prioritized with DRQ3 being the lowest and DRQ1 being the highest. A request is generated by bringing a DRQ line to an active level (high). A DRQ line must be held high until the corresponding DACK line goes active.
<u>DACK0</u> <u>DACK3</u>	O	-DMA Acknowledge 0 to 3: These lines are used to acknowledge DMA requests (DRQ1-DRQ3) and to refresh system dynamic memory (DACK0). They are active low.
AEN	O	Address Enable: This line is used to de-gate the processor and other devices from the I/O channel to allow DMA transfers to take place. When this line is active (high), the DMA controller has control of the address bus, data bus, read command lines (memory and I/O), and the write command lines (memory and I/O).
T/C	O	Terminal Count: This line provides a pulse when the terminal count for any DMA channel is reached. This signal is active high.
<u>CARD SELECT</u>	I	- Card Selected: This line is activated by cards in expansion slot J8. It signals the system board that the card has been selected and that appropriate drivers on the system board should be directed to either read from, or write to, expansion slot J8. Connectors J1 through J8 are tied together at this pin, but the system board does not use their signal. This line should be driven by an open collector device.

The following voltages are available on the system-board I/O channel:

- +5 Vdc \pm 5%, located on 2 connector pins
- 5 Vdc \pm 10%, located on 1 connector pin
- +12 Vdc \pm 5%, located on 1 connector pin
- 12 Vdc \pm 10%, located on 1 connector pin
- GND (Ground), located on 3 connector pins

System Unit 1.19




Figure 14.5 Memory-Write Bus Cycle





Figure 14.6 Memory-Read Bus Cycle



I/O cycle, 11210 ns. No I/O CH RDY asserted else TW1 would be inserted before TW.

As we said before, the IBM PC has the annoying restriction that only A0-A9 are decoded when performing I/O. IBM assigns standard I/O locations to many devices in this 1 k space. These assignments are shown in the corresponding table. A free address position has to be found before plugging in a card.