

UNITED NATIONS EDUCATIONAL, SCIENTIFIC AND CULTURAL ORGANIZATION INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS I.C.T.P., P.O. BOX 586, 34100 TRIESTE, ITALY, CABLE: CENTRATOM TRIESTE





UNITED NATIONS INDUSTRIAL DEVELOPMENT ORGANIZATION



INTERNATIONAL CENTRE FOR SCIENCE AND HIGH TECHNOLOGY

c/o INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS 34100 TRIESTE (ITALY) VIA GRIGNANO, 9 (ADRIATICO PALACE) P.O. BOX 586 TELEPHONE 040-224572 TELEFAX 040-224575 TELEX 460449 APH I

SMR/643 - 17

SECOND COLLEGE ON MICROPROCESSOR-BASED REAL-TIME CONTROL -PRINCIPLES AND APPLICATIONS IN PHYSICS 5 - 30 October 1992

PC-BASED SYSTEMS

G. CANCELO LEICI Department of Electronics National University of La Plata 1900 La Plata Argentina

These are preliminary lecture notes, intended only for distribution to participants.

MAIN BUILDING MICROPROCESSOR LAB.

Strada Costiera, 11 Via Beirut, 31

Tel. 22401 Tel. 224471 Telefax 224163 / 224559 Telex 460392 ADRIATICO GUEST HOUSE Telefax 224600

GALILEO GUEST HOUSE

Via Grignano, 9 Via Boirut, 7

Tel. 224241 Tel. 22401

SOFTWARE AND HARDWARE INTERFACING THE IBM PC

A Set of Three Lectures

Prof. Gustavo Cancelo Universidad Nacional de La Plata, Argentina

- * Generalities. (one hour)
- * Introduction to the PC hardware and software (one hour)
- * The AT Bus. Example of an AT bus interface (one hour)

THE IBM PC FAMILY

1974-1978 8 bit personal computers: Intel 8080, Zilog Z-80, etc.

1981 IBM PC (Intel 8088)

4.77 MHz clock 256K RAM memory 360 Kby floppy

computing power of about 1/4 MIPS

1983 IBM XT model

same speed & comp. power
introduces hard disk support(10Mby

disk)

clones start making XT compatible

models

(p.e Tandy 1000, TI business Pro,

etc.)

1984 IBM AT model (Intel 80286)

12 MHz clock up to 16 Mby of RAM memory virtual memory hardware multitasking

1987 IBM PS-2 Line (Intel 80286/386 16 MHz)

Microchannel bus Protected mode OS/2 operating system

1987 PC clones (Intel 80386 16 MHz) keep using ISA bus also support protected mode

1989 PC clones (Intel 80486 25 MHz)

on chip floating point coprocessor + EISA bus

1993? 586 PCs announced by late 1992 but later delayed due to market reasons

.∓or ss

The PC- Introduction:

The PC constitutes a real family both in the sense of having a history, hence, a genealogical tree, but also in the diversity of products that coexist in the same generation.

Around 1980 when the idea of a PC was conceived at IBM, the market of personal computers was dominated by the so called 8 bit machines. They had 8 bit data bus paths both inside and outside the microprocessor. The PC was initially thought as another 8 bit machine but later turned as a 16 bit inside and 8 bit outside. Some IBM people thought the 8 bit machines had a short life and decided to use a 16 bit microprocessor. However, back in early 80s 16 bit peripherals were not so common and they were expensive, so they decide to use an Intel 8088 that has the architecture of a 16 bit processor (the 8086) but with an 8 bit data bus to the outside world.

After over a decade, a lot of water has passed under the bridge, the newer models go way far beyond the old PC in computational power and in every part of the PC computer where we look at.

The PC bus is an open standard, any one of us can start a business making PC boards of any kind. That helped a lot to place the PC as the most used computer in the world and the best cost effective. Nowadays, we can buy the fastest 486 PC starting at about U\$A 2000.

ADVANTAGES OF USING PCs:

There are approximately 50.000.000 PCs in the world.

Cheap (400-5.000 U\$A), reliable, service available everywhere in the world. The first commodity computer.

The largest assortment of add-on boards and application programs. All known languages available.

MS-DOS, small, fast, it has no Input-Output protection. The user can change without restriction the interrupt vectors, etc. Most of the times a multitasking, multiuser environment is not needed. (pity the 640 kb limit).

It can handle different operating systems :

MS-DOS, DR DOS (romable) (640 kb limit)

XENIX , UNIX like

UNIX , multitasking, multiuser, large and slow;

Santa Cruz Operation (U\$A 2.000)

Mark Williams (only US\$100)

MINIX, UNIX like, public domain

WINDOWS 3.0, multitasking, uses all the memory but it needs compatible programs. They are coming out fast.

OS-2 Multitasking, uses all the memory.



JDR Microdevices®

2233 Samaritan Drive, San Jose, CA 95124

\$9995

\$49995

\$49%

BUY WITH CONFIDENCE FROM JDR!

- 30-DAY MONEY BACK GUARANTEE
- 1 YEAR WARRANTY
- TOLL-FREE TECH SUPPORT

UPRIGHT CASE

- Mounts 3 floppy and 4 hard drives
- Accommodates std. & mini motherboards

 2 digit LED display 	
CASE-100A	\$99.95
PS-250TW 250W p. supply	\$129.95
PS-300TW 300W p. supply	\$149.95
CASE-50 Mini 286-style case	\$59.95
CASE-70 Std 286-style case	\$89.95
CASE-1 20	\$199.95
141-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1	

\$199.95 Mini-upright case w/200W power supply



POWER SUPPLIES

- U/L approved

• 110/22	10VAC, 50/60Hz 💢 💣	
PS-150	8088 150 watt	- 569.91
₹5-200 X	8088 200 wat	\$89.95
PS-200	286/386/486 200 watt	\$89.95
PS-250	286/386/486 250 watt	\$129.95
P5-300	286/386/486 300 watt	\$149.95

1024 X 768 NON-INTERLACED VGA PACKAGE

- 0.28mm dot pitch monitor & high-resolution VGA card
- Resolution up to 1024 x 768 in 256 colors*
- 512Kb video RAM

CADAMGADIC TO THIS	
VGA-PKG-1024N \$499.95	
VGA-PKG-1024+ 1024×768 interlaced VGA pkg.	\$469.95
VGA-PKG 640x480 interlaced VGA pkg	\$349.95
VGA-MON-1024 1024x768 interloced monitor	\$349.95
VGA-MON-1024N 1024x768 non-interloced mon.	

2400 BAUD MODEM

- Internal data modem
- Hayes AT compatibility Incl. ProComm software

MCT-241



9600 BAUD EXTERNAL MODEM

Note Requires 1Mb RAM for 1024 x 768 in 256 colors

 CCITT V.42bis/V.32/V.22bis/Bell 212A & Hayes AT compatible • Asynchronous / synchronous

FAX/MODEM/PHONE SWITCH

Save phone line charges! * Supports fax, modem, phone and answering machine from 1 phone lin

FAXM-SWITC	M	\$119.95
FAX-SWITCH	Without modern conne	ction \$89.95

BREADBOARD ON-A-CARD

es

Э



timing circuitry

PD5-601	8-bit card
PD5-611	16-bit version

WIRE-WRAP PROTOTYPE CARDS

JDR-PR2 8-bit with I/O decode layout ... JDR-PR10 16-bit with I/O decode layout ...

PORTABLE IC TESTER

- Tests the following 14 to 20-pin devices: 74 series TTL, 40 & 45 series CMOS & 41'44 series DRAM up to 1Mb
- Identifies unknown part numbers

MOD-HIC

MOTHERBOARDS

20MHZ CACHE 4865X

 20MHz Intel 80486SX CPU • 64Kb cache memor on board (expandable to 256Kb) • Expandable to 32Mb on-board using 256Kb, 1Mb or 4Mb SIMMs (ØKb installed) • Includes Intel's "Vacancy" socker

MCT-M486SX .	***************************************	\$549.00
MCT-M486-50	Mini-size 50MHz cache 486\$	
MCT-M486-33	Mini-size 33MHz cache 486.	\$895.00
MCT-C386-40	Mini-size 40MHz cache 386.	\$499.95
MCT-C386-33	Mini-size 33MHz cache 386.	\$449.95
MCT-M386-25	Mini-size 25MHz 386	\$349.95
MCT-M3865X-20	Mini-size 20MHz 3865X	\$299.95
MCT-M386SX	Mini-size 16MHz 386SX	\$249.95
MCT-M286-16	Mini-size 16MHz 286	\$149.95
MCT-M286-12	Mini-size 12MHz 286	\$129.95
MCT-TURBO-10	Mini-size 10/4.77MHz 8088.	\$69.95

16-BIT VGA CARD


8/16-bit 8088 and 286:386/486 compatible 640 x 480 in 16 colors

320 x 200 in 256 colors 256Kb video RAM



MCT-10F-8 8-bit IDE controller
MCT-A10 Serial/parallel/game port card
MCT-A10+ Two NS16550 serial/par/game port DFINET-400 16-bit Ethernet card\$149.95 GATEKEEPER PC security cord PCODE Diagnostic display card \$49.95

UNIVERSAL PROGRAMMER 1



Optional adaptors available for PLCC, PGA, QFP and multiple DIP devices

· Includes host adaptor card and cable MOD-EMUP

EPROM PROGRAMMER

Programs 24-32 pin EPROMs

& EEPROMs from 16K-1024K

Hex to OBJ converter

Vpp 5, 12.5, 12.75, 13, 21 & 25V WOD-MEP. \$119.95

MOD-MEP-4* 4-EPROM programmer unit.
MOD-MAC Host adaptor cord & cable..... \$169.95 Note: Requires host adaptor card

EPROM ERASER \$3995

Quickly and simultaneously erises up to 4 standard EPROMs

DATARASE II \$39.95

CCHNER 84Mb DRIVE PACKAGE

CP-30084 84Mb, 19ms IDE hard drive, 16-bit floppy/ hard disk controller, cables

and instructions MDKITBO\$319.00



IDE HARD DRIVES

PART #	DRAND	CAP.	SPD.	TYPE	PRICE
CP-3000 ST-351A CP-30084 ST-3096A CP-30104 ST-3144A CP-3204F	Conner Sougate Conner Sougate Conner Sougate Conner	42Mb 42Mb 84Mb 88Mb 120Mb 131Mb 212Mb	28ms 28ms 19ms 16ms 19ms 16ms 16ms	3.5" IDE 3.5" IDE 3.5" IDE 3.5" IDE 3.5" IDE 5.25" IDE	\$199 \$209 \$299 \$319 \$379 \$399 \$599

FINDBY DRIVES

DRIVES
FDD-1.44A 3.44Mb, 3.51, Beige \$79.95
FDD-1.44X 1.44Mb 3.5" Right \$79.08
FPD-1-2 1.2Mb. 5.25" Beine \$89.05
PPP-369 360Kb. 5 25" Block
FPD-2.88A 2.88Mb 3.5" drive Baice \$140 05
FD-505 5.25" & 3.5" combo drive \$199.95

DYNAMIC RAM

PART #	SIZE	SPEED	TYPE	PRICE
41256-60 41256-60 414256-80 IMB-80	256K x 1 256K x 4 1M x 1	80ms 60ms 80ms 80ms	DIP DIP DIP DIP	1.69 2.39 5.95 5.99
1M8-60 41256A98-80 41256A98-60 421000A98-10	7M x 1 256K x 9 256K x 9 1M x 9	60es 80es 60es	DIP SIMM SIMM SIMM	6.49 34.95 16.95 39.95
421000A98-80 421000A98-60 424000A98-80 424000A98-60	1M x 9 1M x 9 4M x 9	80ms 60ms 80ms	SIMM SIMM SIMM	45.95 49.95 169.95

MATH CO-PROCESSORS intel

Each co-processor includes a manual,

software guide and Intel's lifetime warranty.

		PART #	SPEED	PRICE
2087	1 1 M M =	 80387-SXP 80387-DXP 80487-SX	444011	199.95

ENHANCED KEYBOARD

54995

朝期的流声中

\$10-5339 101/102-key enhanced layout

3-BUTTON MOUSE

Accuracy 290 -1450 DPI

Opto-mechanical design

Windows 3.1 comparible

JDR-MOUSE-3



CALL FOR YOUR FREE JDR CATALOG TODAY!

FOR PC'S, SOFTWARE, MONITORS, DISK DRIVES, KEYBOARDS, MODEMS, CABLES, CONNECTORS, ICS COMPONENTS, PROGRAMMERS, TEST EQUIPMENT, TOOLS & MORE!



\$49.95




800-538-

Toll-free Fax ordering 800-538-5005

Local 408-559-1200 408-559-0253 BB


1992 JOR MICRODEVICES





		3 U F :	W A K E		
Word Processors/Editors Sun R et at C+ \$159/87 Ener-Denet 231	Graphics \$316 Adoba Disease and the disease and th	Spreadsheets \$358,660 Laus 1-2-3 Single/Server \$358,660 Laus 1-2-3 Glor 0S/2 513	Desktop Environments Desgrew 386 \$133	Communications Carbot Copy Plus \$116 CC Mail DOS Platform Wir Platin 136/343	Utilities 386 To The MAX \$6 After Dark 2:
3.01W1FF 132 C051 Am Pro 307	Autorac 2703 Autorac 148 Core Archow 91 164	Microsoft P.C. Excel 286 Microsoft P.M. Excel for OS/2 328 Quartic Pro 324	HF New Wave 108 Microsoft Windows 89 Stackick 55	CC Mail & Usr Pack/25 Usr Pack 135/411 Close-Up Cuslomer/Terminal 123 Crosstalk 120	Battery Watch 2: Brooklyn Bridge 9: Central Point Anti-Virus 8:
Minicoff Windows Word 286 Microsoff Ward 223 Nation Editor 66	Core Draw 384 Casign CADD 30 197 Designer 474	Network/Multiuser	Personal Information	Crosstaik Mark 4 136 DaVinc, E-Mair 30 User 805	Central Point Backap 70 Copy II-PC 33 Direct Access 65
Professional While 168 Sage Professional Editor 183	Designer 474 DrawPartect 292 Frequency Graphics FG Windows 335/366	NetWare 2 2 10 Use:/180 User1147/3199 NetWare 3 11 5 User/10 User 695/1434 Netware 3 11 20 User/250 User/2009/7197	Managers Letus Agenda 293	Dysacom Asynch Term Emulator 141 Microcourier 58 PC Anwhere IV 120	Direct Access 6: Fastback Plus 12: Goter 4:
WorldPerfect VSIT,WP Windows 269/269 WorldPerfect VSIT,WP Windows 269/269	GEM Draw Fice wiGEME Deskiet 161 General CADD 294	NerWard LiTE 70 PC-MOS 5 User 459	Packral 243 WordPerfect Office 89	Proconim Plus 55 Reflection 1+ 7+ 286/367	HDC foor Designer 33 HDC Windows Express 58
Desktop Publishing Asid Type Mg ATM Plus Pale 63/127	Harvard Draw 424 Harvard Grach os 3 G/HG Windows 413/350 Microsoft Palwingont 327	H A R D	WARE	Relection 2 235 Relay Gold 175 Smartcom III 110	Laplink Pro 104 Microsoft Windows Debugger 130 Multiscope Debugger for OS/2 299
A dur Persussion 335 Adur Proticip en 537 Ans & Laters Grant Comp. 256	PC Paintrush M Plus 117 Poture Publisher Plus 473 Potae Plus 61	Display Boards	Printers Canny Bubbleret BJ10EX \$354	Smarterm 240 207 Winconnect 61 Wintax Pro 74	Norton Anti-Virus 85 Norton Backup 86 Norton Commander 95
Farech 60 189	Windows Draw 93	ATI Graphics, Straight Strawn MB . \$469/532 ATI VSA Wonder Xt, 512k/1MB . 197/217	HP Deskjet 5:00/5000 413/756 HP Laseriel IVIIIP 1627/1701	Languages &	Norton Desktop 99 Norton Unities 117
Freed or of the Press side 54 Microsoft Rubinser 132 Ragan weet 532	Database & Tools Advanced Revolation 735 B Trefit 414	Boca Super VGA 512K/1MB 104/135 Heraules Graph Stator 1ME SME 538/681 Video 7 V-RAM I 512K/1MB 254/329	HP Laseget PSI 3792 Partitio Data 25-in in Fort Cart 273 Partitio Data 2MB (2P 3F 3.30) 145	Programming Tools 436 Flowcharer 182 Asymetrix Toolbook 291	PC Kwik Power Pank 72 PC Yooks 112 Print 0 83
Ferfunder Stagter-Flag Flakber Riweger-APW role, 44/44 Flammer Nat Fladin 322	Cities Pus 451 Canon Pro Devio Base (Bluen 468/28	Networking	Pacific Data 4MB (2P SF.3,3D) 246 Pacific Page 368	Bis se C Tools+/Power Tools+ 102/102 Berland C++ 327 Gigar+ for C Clear+ for DBase 123/123	PS-Print 245 05 MM 386 Exp Mem Mgr 61
Eurype 117 Eustral 109	Depart 519 Defendes 538 Doals N'Otidse N Devicious 504/869	300M Etherlin [®] 15th CX POA 299 300M Etherlin [®] 16th CX 5PK PC4 1335 300M Etherlin [®] 16th TF POA 323	Patitic Page XL PS Carl 800 Emulation Boards	DR DOS 6 C 67 Interactive East-flow 193	ORAM 286 49 Saber Manu Pack 279 Software Bridge 74
Project 537	DRIest 397 DRX 133 Factor 480	300M Ether no 105 ; TP 5PK PCA 1498 Eagle NE 1000 Bb : Ethernet 131	AST 5251-11 Enhanced Plus 505 DCA IPMA 2/IRMA 3 (PCA) 729/430	MS Basic Pro Comp/MS C with C++ 328 MS Macro Acsempler 99 MS 205 5 0 Upprade 64	Spinite It 61 Super PC Kwik 44
Management Havaro Prolett Manager 3 461 Microsoft Prolett Microsoft Prolett Microsoft Prolett	Paradox 514 PC F e Sing c User 83	Eagle NE2000 166 of Erhemet 162 Eagle NetWare Lift Fisherer Kill 422 HR Ethemet Imediate 1081 480	Xircon Pucket 3276 Adapt Port 551 Input Devices	ME Ourox Bas c/C Pascal 56/56/55 ME Gurck C 132	OCR Catchword 138
Superproper Expert 9 for 05/2 489 164 no. w/Graphics 465	G84 265 RBuse RBase Persika 483/72 Substant 4 480	#P Token Ring Interface Novell 818 SMC Archer PC130 8t : CX PCA 77 SMC Archer PC1308 8t : CX PCA 107	Caère Typesix Ext GCR Scanner 386 Logriect-Scanman Mod 256 273 MS Batteront Mouse for Laptops 125	MS Visual Basic 132 MS-COS 5.0 (SENERIC) 48 Objectivision 101	Omrupage / Omnipage Pro 444/649 Readright for Windows 605
Statistics	1. Programmer 329 X-Theks Plus 691	SMC P0650FS Archet for PS 1667 205 SMC P0650FS Archet for PS 1667 128	MC Mouse HW Only 591 (Bas/Ser) 383 MC Mouse w.Windows (Bus or Ser) 158	Powerbasic 71 Cuanerdack API Vooi C/Clipper 307/307 Turbo C++ 101	Wordscan 201 Multimedia
SPSS PC+ BASE PKG 168 SPSS PC- Advanced Stashes 254	Integrated Packages	Thomas Corrac Txo Rog MAU 16PT 644 X rose, Pockel Ethernet I/ 10BT 374	Summaskeich 12X12 (4 or 16 both) 334 HP Scarret bit w/mt (PCA or MCA1 1515	Turbo Pascal Professional 200 Turbo Pascal 99	Asymetrix Multimedia Toolbook 513 Microsoft Multimedia Beethoven 53
Statignach os Pres 981 Cystrat ArSygnach Graphics 773	Wicrosoft Works 99 Winter 320	Please call for i	tems not listed	Turbo Protessional 104 Zortec C++/C++ Pro #/C++ Views 161/644	Microsoft Multimedia Bookshelf 129 Microsoft Multimedia Developmit 320





Fax your order & inquires FA) to us 24 hours a day

1.718.438.2315



1.718.438.6057

(9:00 to17 00 U.S. EST, Mon -Fri) All prices and payments are in U.S.D., and do not include shipping, insurance, and other fees VAT and daties will be collected at delivery. Please confirm prices, availability, shipping costs and other fees at time of order.



Shipping



Ask for Federal Express, DHL or UPS.

if you want 2 to 4 day service through customs to your door.



For large orders, we also ship via economic Air Freight, with 1 work delivery Please confirm shapping costs when placing



For fastest Ordering, use your Visa. MasterCard,

La Jan Di



use your visa, insatervary, American Express, or EuroCard Simply provide us with your credit card number, expiration date, shipping and billing addresses when ordering. A 3% surcharge is added.





Wire Transfer funds directly to our account at Manufacturer's Hanover Trust (ABA= 021000306)

(ABA# 021000306) 4901-13th Ave, Brooklyn, NY 11219 Account No 1042063596065. Please add \$15 00 wire transfer fee and applicable shipping charges. Allow I week for confirmation of transfer.



We accept bank checks in US Dollars payable on a US Bank Send your order with payment.

TERMS. My process are subject to change without notine. We do not charge to see medit card and a sound reflect subject. As the incompanion of the process and charged Ast than sequen process after charge made to make the medical from our resolution service description. Machine made is needed by the process with the charge and to be shaped proported and reserved.



(6)

Softline International Divison

1333 60th Street, Brooklyn, NY 11219 FAX: 1-718-438-2315

DISADVANTAGES OF THE PC FAMILY

It shouldn't be used for teaching. Memory segmentation is difficult to understand and manage. The new 80386 and 486 driven systems could be used as teaching platforms, but without MS-DOS.


THE WORSE OFFENDER IS MS-DOS ITSELF WITH ITS 640 KB MEMORY LIMIT. Otherwise we would live in a mono-computer world.


34

F

..**.............................**

THE PARTS OF AN IBM XT LIKE COMPUTER





CRT Display

OPTIONS

Video Display :

monochrome Display Adapter (MCDA)
Hercules
Colour Graphics Adapter (CGA)
Enhanced Graphic Adapter (EGA)
Professional Graphics Adapter (PGA)
Video Graphics Array (VGA)

All the above video monitors and adapter are supported in all models of the PCs and DOS versions.

Floppy Drives :

5 1/4" drives 160kb-1.2 Mb 3 1/2" drives 720 kb - 1.4 Mb

DOS versions 3.2 and under don't not support 3 1/2" drives.

DOS FLOPPY DISK FORMATS

FORMAT	TRACKS	SECTORS	TOTAL USA	TOTAL USABLE	
		PER TRACK	SECTORS	CAPACITY	
				_	
SSDD	40	8	320	160 KB	
DSDD	40	8	640	320 KB	
SSDD-9	40	9	360	180 KB	
DSDD-9	40	9	720	360 KB	
QD-9	80	9	1420	720 KB	
QD-15	80	15	2400	1.2 MB	
QD-18	80	18	2880	1.4 MB	

Hard Disks :

Capacities from 10 Mb to 1 Gb. Disk controllers available in MFM, RLL, IDE, SCSI, etc.

Tape drives :

Open reel and cartridges from 60 to 500 Mb.

ETC, ETC

Intel processors

Intel 8088

- -16 bit internal architecture
- -8 bit external data path
- -1 Mby memory addressing
- -14 word register set
- -24 operand addressing modes
- -byte, word and block operations
- -5 and 8 MHz clock
- -Minimum/Maximum operation modes
- -Multiplexed bus. Address and data low bytes are multiplexed (AD0-7). Addresses are valid during T1 clock and data during T2, T3, Tw and T4.
- -A16-19 are also multiplexed with S6-3
- -DEN* and AEN provide demux. timing.
- -8284A controller is used together with the 8088 in Maximum mode. Generate bus control timing and higher current at the outputs.





Figure 1. 8088 CPU Functional Block Diagram



The 8086 and the 8088 differ in the external data bus. The 8088 is an 8-bit bus version of the 8086. Its instruction set and basic architecture are identical to the 8086. They differ also in speed, generally the 8088 is a 4.77 MHz chip (the NEC V20 reaches 12 MHz) while the 8086 is an 8 MHz chip.


The 8088/86 memory structure

The chips manage up to 1 Mbyte of memory from 00000 to FFFFF in hexadecimal notation. It requires 20 bit for the external bus address.

Two consecutive bytes form a word.

The smallest of the two byte addresses is the word address.

When the address of the word is an even number, the word is said to start at an even address, else it is an odd address.



In a word, bits from 0-7 are called the *low order byte*, while bits from 8-15 is the high order byte.

The address of the word is the lower of the two addresses of the bytes comprising the word, consequently the byte with the lower address is the low order byte of the word.

MOTOROLA STORES A WORD IN EXACTLY THE OPPOSITE ORDER.

In the 8088-86 memory structure words appear as being stored backwards.

The words stored in memory at odd and even addresses are :

071Dh and FF0Fh



A paragraph is a piece of contiguous memory containing 16 bytes. The paragraph address is the address of the lowest byte contained in the paragraph. The 1 Mb address space of the 8088 in paragraphs can be seen as

There is a total of 64k paragraphs in the 1 Mb memory space.

Memory segmentation

The absolute address of a byte or word requires 20 bits. However the 8088 is a 16 bit CPU. To obtain a 20 bit address out of 16 bit register Intel organised the memory space in segments. (this is the reason why the 8088 is no good for teaching)

One segment is any number of bytes up to a maximum of 64 kbytes. A segment may start at any place in memory as long as it is in a paragraph boundary. This means that the absolute address of any segment will always start with address that ends with a 0. (i.e. xxxx0h)

The segment address is 16 bit number.

To reference a byte within a segment, as the segment is 64 kb long, we need another 16 bit number (the byte offset)

The 8088-86 chip has 16 bit register, this means that the largest "address" that can be internally calculated is 16 bits long. But as we want to address 1Mb of extern memory we need a 20 bit address.

- a) By splitting memory into paragraphs (16 bytes) any paragraph in memory can be represented by a 16 bit number.
- b) Since a segment (64 kb) starts at a paragraph boundary, a byte can be referenced by means of a 16 bit offset from the start of the segment boundary plus the segment address.



Memory Segmentation and Segment registers

Any program running under MS-DOS is allowed to specify up to four distinct segments for <u>simultaneous</u> use within the program. Because any segment is limited to 64 kb, the programs is limited to referencing a total of 254 kb.

The intended purpose of each of these segments is identified by its name:

Code Segment : is the segment that contains the program instructions.

Data Segment : contains the program's data.

Extra Segment : may be used for storing additional data or for holding and manipulating strings.

Stack Segment : contains the programs run time stack, used for calling subroutines and passing arguments between routines.

REGISTERS IN THE 8088-86 ARCHITECTURE

General Registers: AX, BX, CX and DX are 16 bit general purpose registers which can also be considered as two 8 bit registers called AL, AH, BL, BH, etc.

Pointer and Index registers: The Stack Pointer points to the current top of the stack "within the stack segment". The Base Pointer contains an offset from the stack pointer to retrieve data placed on the stack. The Source Index and Destination Index are used for string operations but they are also general purpose index registers. The string instructions are a subset of the 8088 instruction set.

Segment Registers : CS, DS, ES and SS point to segments as explained before.

Program Counter: (instruction pointer) points to the next instruction to be executed. It is used with the CS register to fetch the next instruction from memory.



FLAGS

Nine flags that indicate the condition of the chip after the execution of the last instruction. The flags are tested and according to the result of the test the 8088 continues with the execution of the next instruction or branches to some other address.

FLAG	MNEMONIC AND NAME FUNCTION
OF	overflow Set if result has overflowed a range.
DF	Direction Flag Determines the direction of string instructions.
IF	InterruptEnable Allows-disallows interrupts to be processed.
TF	Trap Flag If set the 8088 single steps, for program debugging.
SF	Sign Flag Set when result is negative
ZF	Zero Flag Set when result is zero.
AF	Auxiliary Flag Set when a carry is generated from
	the least significant four bits of the last result.
PF	Parity Flag Set when parity of result is even
CF	Carry Flag Set if result has generated a carry.

INPUT/OUTPUT STRUCTURE

There are special instruction to address I/O ports, IN and OUT. The 8088 is capable of addressing 64 k ports.

INTERRUPTS

An interrupt allows the computer to suspend whatever it was doing and switch to some other task based on something that causes the interruption.

When the micro is interrupted "a record" of what it was doing is kept on the stack in order for the micro to resume the work where it left it.

There are three types of interrupts : hardware interrupts, exception interrupts and software interrupts.

You have already heard a lot about hardware and software interrupts.

Exception interrupts are generated when during the execution of a program the chip finds an instruction that, for example doesn't exist in its "repertoire" or when we are trying to divide by zero. In the previous cases the chip generates an "exception interrupt" to abort what it was doing ,that was irreparably flawed, and recover itself from the difficulty.



-⊋₁ ≥ -<u>--</u>+ .

THE INTEL 8088-86 MICROPROCESSOR CHIPS


FLAGS

GENERAL PURPOSE REGISTERS

AX	AH	AL
BX	BH	BL
CX	СН	CL
DX	DH	DL

SP- Stack Pointer			
BP- Base Pointer			
SI- Source Index			
DI- Destination Index			
PC- Program Counter			

CS- Code Segment	
DS-Data Segment	
SS- Stack Segment	
ES-Extra Segment	



A single 16 bit register comprised og two eight bit bytes



Intel 80286

- -High speed CHMOS technology
- -16 bit internal/external architecture
- -16 Mby memory addressing
- -14 word register set
- -8 operand addressing modes
- -byte, word and block operations
- -12 MHz clock (5 times faster than a 5 MHz 8088)
- -Minimum/Maximum operation modes

And the second s

- -Upward software compatibility with 8088
- -Protected virtual address mode. 4 levels of privilege for Kernel, System services, Op Sys Extensions, Applications

ROM-BIOS (Basic Input Output Service routines)

- -Interrupt-driven service calls
- -BIOS routines are re-entrant
- -Service routines are grouped by speciality within the same interrupt level

BIOS service routines

- -Boot strap service
- -Equipment list
- -Time services
- -Video service
- -Print-screen
- -Memory size
- -Disk services
- -Serial port (RS-232) service
- -Parallel port service
- -Keyboard service
- -Tape service

Memory models

	16 bits				
Segment				 4 t- 'L-	
				4 bits	
					Offset
					20 bit external address

Six well known memory models

Tiny: code, data and stack fit in 64K. CS,DS,SS,ES are set to the same constant segment

Small: Uses two different segments one for code (CS) and another one for data and stack (DS,SS,ES)

Medium: Data segment fixed, willowing only 64K. Code segment can be variable

Compact: The inverse of Medium model

Large: Variable segments for either code and data

Huge: Variable segments for either code and data. Static data allowed to be $> 64 \, \mathrm{K}$

Large and huge also differ in the way they increment the segment and offset when used from a high level language compiler.

PC Memory issues

- -real memory space 1Mby
- -user working memory area 640 Kby

Memory expansion

- -extended memory
 - -virtual memory VDISK
 - -protected mode
- -expanded memory

EMM memory manager

PC limitations

Memory addressing

- -AT 286 can install 16 Mby of memory in extended space
- -VDISK can access that memory as virtual memory with limitations
- -DOS lives in a 1 Mby memory space
- -Printer spoolers and TSR (resident) programs make things worse

Static Memory manager

- -DOS was built based on a CPU with no memory management capabilities
- -Once loaded, DOS applications "own" the physical memory and they cannot be moved around.

Memory integrity

- -DOS sees the memory as a single block.
- -DOS makes no distinction between user and operating system or privileged applications.
- -Application errors usually affect the entire system and halt the machine, avoiding the possibility of debugging the error.
- -Multitasking systems need protection between user memory and system memory.

PC limitations

I/O control

- -DOS I/O devices are accessed by interrupts to the BIOS
- -Since there are no privileges in DOS, applications can modify the interrupt vector table and configure their own drivers
- -This practice is forbidden in a multitasking system

Multitasking

- -Multitasking in DOS is almost impossible because it is not re-entrant
- -Multiple tasks under DOS using the mechanism of PC-DOS I/O extension are impossible to coexist.


J.C

The OS/2 environment


- -Runs the 286 processor in protected mode
- -Allows 16 Mby of real (physical) memory
- -Virtual memory support. Segment swapping, page fault.
- -Memory isolation/protection. User programs are terminated when violate user memory rules.
- -Provides user program error debugging
- -I/O protection

Design of an AT-PC board interface

- -I/O location configurable by switches.
- -Software configurable Dual Port Memory in PCs memory space.
- -High speed access. 0 wait state.
- -Low power consumption. HCMOS technology.









AT based 16 bit memory board

I/O write timming diagram



AT based 16 bit memory board

I/O write timming diagram



40CE




Figure 4. I/O Configurations COMBINATORIAL I/O SELECTION OUTPUT/POLABITY FEEDBACK Combinatorial: High Combinatorial/Low None **D-TYPE FLIP-FLOP** I/O SELECTION OUTPUT/POLARITY FEEDBACK D-Register, Pin, None D-Register/High D-Register/Low D-Register, Pin, None D-Registered Ριπ None TOGGLE FLIP-FLOP I/O SELECTION OUTPUT/POLARITY FEEDBACK T-Register, Pin, None T-Register, Pin, None T-Register Pin T-Register / High T-Register / Low None None FEEDBACK SELECT JK FLIP-FLOP I/O SELECTION **FUNCTION TABLE** OUTPUT/POLARITY FEEDBACK JK Register, None JK Register, None JK Register/High JK Register/Low JK Register SR FLIP-FLOP I/O SELECTION

OUTPUT/POLARITY FEEDBACK SR Register/High SR Register/Low SR Register, None SR Register, None None SR Register

FUNCTION TABLE

FUNCTION TABLE

0

FUNCTION TABLE

<u>0</u> 0

0 0

<u>K</u> <u>0</u> <u>Qn-</u>

0

0

0

0 0 0

0 0 0

Qn-

0



ANC APAT

ক্ত

THE IBM PC BUS (1/0 CHANNEL)

The IBM bus (I/O channel) is a set of 62 lines connected to five card-edge connectors. Non system hardware is added to the PC by simply plugging cards into the connectors. (see pin-out in next transparency)

The lines can be classified according to the function they perform : (details in the IBM spec-sheets)

Address - AO-A19

Data - DO-D7


Control - MEMW, MEMR, IOR, IOW (All active low),
ALE, AEN, I/O CH RDY, RESET DRY

Direct Memory Addressing (DMA) - DRQ1-DRQ3,
DACK1-DACK3, TC

Interrupt - IRQ2-IRQ7

Clocks - osc, CLK

Power Supply - +5, -5, +12, -12, GND



The address lines are 20. They can code memory addresses from 00000h to FFFFFh (1 Mb).

But only 16 lines are active during an I/O cycle . This limits the I/O port to addresses from 0000h to 0FFFFh (64 k). In the IBM PC only the lower 10 of these lines are decoded during an I/O instruction limiting further the range of I/O channels to 1 k.

The main control lines needed to connect an I/O card are:

IOR I/O read, active low during I/O read.
IOW I/O write, active low during I/O write.

A memory read or write cycle uses four clock cycles while an I/O read or write uses five clock cycles that can even be complemented by several wait cucles under request from the I/O card.


PROCESSOR INITIATED EUS CYCLES

Designing an interface requires a good understanding of bus cycles and of its timing restrictions.

We are only interested in I/O read and write cycles although a memory cycle is not much different.

The clock signal is a 2 to 1 mark space ratio with a low time of 140 ns and a high of 70. A single bus access requires five clock cycles. Hence, an I/O cycle can be completed in a minimum of 1.02 microsec at 4.77 MHz.

You can extend the 1/O read-write cycle by a period asserting the 1/I CH RDY line . The PC senses this level on the leading edge of T2.



1/O Channel Diagram

I/O Channel Description

The following is a description of the IBM Personal Computer XT I/O Channel. All lines are TTL-compatible.

Signal	I/O	Description
OSC	Ο	Oscillator: High-speed clock with a 70-ns period (14.31818 MHz). It has a 50% duty cycle.
CLK	O	System clock: It is a divide-by-three of the oscillator and has a period of 210 ns (4.77 MHz). The clock has a 33% duty cycle.
RESET DRV	O	This line is used to reset or initialize system logic upon power-up or during a low line voltage outage. This signal is synchronized to the falling edge of clock and is active high.
A0-A19	O	Address bits 0 to 19: These lines are used to address memory and I/O devices within the system. The 20 address lines allow access of up to 1 megabyte of memory. A0 is the least significant bit (LSB) and A19 is the most significant bit (MSB). These lines are generated by either the processor or DMA controller. They are active high.
D0-D7	I/O	Data Bits 0 to 7: These lines provide data bus bits 0 to 7 for the processor, memory, and 1/O devices. D0 is the least significant bit (LSE) and D7 is the most significant bit (MSB). These lines are active high.
ALE	()	Address Latch Enable: This line is provided by the 8288 Bus Controller and is used on the system board to latch valid addresses from the processor. It is available to the I/O channel as an indicator of a valid processor address (when used with AEN). Processor addresses are latched with the failing edge of ALL.
I/O CH CK	I	-1/O Channel Check: This line provides the processor with parity (error) information on memory or devices in the I/O channel. When this signal is active low, a parity error is indicated.
		System Unit 1 15

I/O Description Signal I/O CH RDY I I/O Channel Ready: This line, normally high (ready), is pulled low (not ready) by a memory or I/O device to lengthen I/O or memory cycles. It allows slower devices to attach to the I/O channel with a minimum of difficulty. Any slow device using this line should drive it low immediately upon detecting a valid address and a read or write command. This line should never be held low longer than 10 clock cycles. Machine cycles (I/O or memory) are extended by an integral number of CLK cycles (210 ns). Interrupt Request 2 to 7: These lines are IRQ2-IRQ7 I used to signal the processor that an I/O device requires attention. They are prioritized with IRQ2 as the highest priority and IRO7 as the lowest. An Interrupt Request is generated by raising an IRQ line (low to high) and holding it high until it is acknowledged by the processor (interrupt service routine). **IOR** \mathbf{O} -I/O Read Command: This command line instructs an I/O device to drive its data onto the data bus. It may be driven by the processor or the DMA controller. This signal is active low. **TOW** 0 -I/O Write Command: This command line instructs an I/O device to read the data on the data bus. It may be driven by the processor or the DMA controller. This signal is active low. MEMR \mathbf{O} Memory Read Command: This command line

Memory Read Command: This command line instructs the memory to drive its data onto the data bus. It may be driven by the processor or the DMA controller. This signal is active low.

MEMW

Memory Write Command: This command line instructs the memory to store the data present on the data bus. It may be driven by the processor or the DMA controller. This signal is active low.

1-18 System Unit

()

Signal	I/O	Description
--------	-----	-------------

DRQ1-DRQ3 1

DMA Request 1 to 3: These lines are asynchronous channel requests used by peripheral devices to gain DMA service. They are prioritized with DRQ3 being the lowest and DRQ1 being the highest. A request is generated by bringing a DRQ line to an active level (high). A DRQ line must be held high until the corresponding DACK line goes active.

DACKO-DACK3

O -DMA Acknowledge 0 to 3: These lines are used to acknowledge DMA requests (DRQ1-DRQ3) and to refresh system dynamic memory (DACK0). They are active low.

AEN

Address Enable: This line is used to de-gate the processor and other devices from the I/O channel to allow DMA transfers to take place. When this line is active (high), the DMA controller has control of the address bus, data bus, read command lines (memory and I/O), and the write command lines (memory and I/O).

T/C

Terminal Count: This line provides a pulse when the terminal count for any DMA channel is reached. This signal is active high.

CARD SLCTD I

0

-Card Selected: This line is activated by cards in expansion slot J8. It signals the system board that the card has been selected and that appropriate drivers on the system board should be directed to either read from, or write to, expansion slot J8. Connectors J1 through J8 are tied together at this pin, but the system board does not use their signal. This line should be driven by an open collector device.

The following voltages are available on the system-board I/O channel:

+5 Vdc ± 5%, located on 2 connector pins

-5 Vdc ± 10%, located on 1 connector pin

+12 Vdc ± 5%, located on 1 connector pin

-12 Vdc ± 16%, located on 1 connector pin GND (Ground), located on 3 connector pins

System Unit 1-19






Figure 14.5 Memory-Wine Bus Cycle





I/O cycle , Ti210 ns. No I/O CH RDY asserted else TW1 would be inserted before TW.

As we said before, the IBM PC has the annoying restriction that only A0-A9 are decoded when performing I/O. IBM assigns standard I/O locations to many devices in this 1 k space. These assignments are shown in the corresponding table. A free address position has to be found before plugging in a card.