



INTERNATIONAL ATOMIC ENERGY AGENCY  
UNITED NATIONS EDUCATIONAL, SCIENTIFIC AND CULTURAL ORGANIZATION  
INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS  
I.C.T.P., P.O. BOX 586, 34100 TRIESTE, ITALY, CABLE CENTRATOM TRIESTE



The United Nations  
University

SMR/748 - 8

**ICTP-INFN-UNU-MICROPROCESSOR LABORATORY  
THIRD COURSE ON BASIC VLSI DESIGN TECHNIQUES  
21 November - 16 December 1994**

**VHDL, ALLIANCE**

Nizar ABDALLAH  
Laboratoire MASI - Equipe CAO-VLSI  
Universite Pierre et Marie Curie (Paris VI)  
Tour 55-65, 2eme etage  
4, Place Jussieu  
75252 Paris Cedex  
FRANCE

These are preliminary lecture notes, intended only for distribution to participants.

NIZAR ABDALLAH

LABORATOIRE MASI - EQUIPE CAO-VLSI

UNIVERSITE PIERRE ET MARIE CURIE (PARIS VI)  
TOUR 55-65 2EME ETAGE  
4, PLACE JUSSIEU, 75252 PARIS CEDEX 05  
FRANCE

E-mail: Nizar.Abdallah@masi.ibp.fr  
☎: (33-1) 44.27.30.43



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 1

# OUTLINE

I - INTRODUCTION.

II - DESIGN METHODOLOGY: AN OVERVIEW.

III - ABSTRACTION LEVELS IN ALLIANCE.

IV - VHDL: AN OVERVIEW.

V - VHDL: THE ALLIANCE SUBSET.

VI - ALLIANCE: A COMPLETE DESIGN SYSTEM.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 2

# THE MASI LABORATORY

UNIVERSITY PIERRE ET MARIE CURIE  
NATIONAL CENTRE OF SCIENTIFIC RESEARCH

168 RESEARCHERS

• ARCHITECTURE	59	• NETWORKS & PERFORMANCES	30
• DISTRIBUTED SYSTEMS	36	• PARALLEL ALGORITHMS	17



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 3

# THE ARCHITECTURE GROUP

CAD FOR VLSI		ARCHITECTURE	
PORTABLE LIBRARIES	9	SUPERSCALAR PROCESSOR	5
VERIFICATION	7	RCUBE ROUTER	8
LOGIC SYNTHESIS	5	RAPID COPROCESSOR	6
ARCHITECTURE SYNTHESIS	4		
TEST	5		



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 4

## EDUCATION TARGET

- UNDERGRADUATE STUDENTS: (≈ 80 STUDENTS AND 72 HOURS)
  - ◆ ELECTRICAL ENGINEERING
  - ◆ COMPUTER SCIENCE
- POSTGRADUATE STUDENTS (≈ 60 STUDENTS AND 300 HOURS)
  - ◆ DEA MEMI
  - ◆ DESS CIMI



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 5

# THE ALLIANCE SYSTEM

- A COMPLETE SET OF CAD TOOLS FOR DIGITAL CMOS VLSI DESIGN.
- PROPOSES A DESIGN METHODOLOGY.
- PORTABLE, COMPACT AND EASY TO LEARN.
- ALLIANCE IS TOTALLY FREE.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 6

# OUTLINE

I - INTRODUCTION.

**II - DESIGN METHODOLOGY: AN OVERVIEW.**

III - ABSTRACTION LEVELS IN ALLIANCE.

IV - VHDL: AN OVERVIEW.

V - VHDL: THE ALLIANCE SUBSET.


VI - ALLIANCE: A COMPLETE DESIGN SYSTEM.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 1




UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

Third Course on Basic VLSI Design Techniques: *The ALLIANCE System*

SLIDE 2

# DESIGNER'S DREAM



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 3

MILLIONS OF SEGMENTS PUT TOGETHER.



HOW TO DEAL WITH SUCH COMPLEXITY ?




UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 4

# ONE MILLION OF TRANSISTORS CONNECTED TOGETHER.



\* STILL TOO COMPLEX....!!!




UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 5

HUNDRED THOUSAND OF CELLS CONNECTED TOGETHER.



✗ STILL TOO COMPLEX.....!!!



DOZEN OF FUNCTIONAL BLOCKS THAT COMMUNICATE  
TOGETHER.


✓ I UNDERSTAND (OUF !!!)



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 7



## A SET OF EQUATIONS THAT REFLECT THE WHOLE FUNCTIONNALITY OF THE CIRCUIT.

```
entity adder is
port (
  a, b: Bit;
  c, d : bit
);

architecture adder is
begin
  a <= b or c
  d <= b and c;
end;
```

✓ I UNDERSTAND WHAT THIS CIRCUIT IS SUPPOSED TO DO.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 8

SO,

HOW TO DEAL WITH SUCH COMPLEXITY ?

✓ ABSTRACTION

✓ HIERARCHY



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 9

# LEVELS OF ABSTRACTION

TO GO ACROSS THESE DIFFERENT LEVELS OF ABSTRACTION

I NEED

A DESIGN METHODOLOGY




UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 10

# DESIGN METHODOLOGY

## TOP-DOWN METHODOLOGY



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 11

## STEP 1: SPECIFICATIONS (1)

PUT DOWN THE CIRCUIT CONCEPT.

TWO REASONS:

- TO BE ABLE TO CHECK IT BEFORE MANUFACTURING.
- TO HAVE A REFERENCE MANUAL FOR COMMUNICATION.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*


SLIDE 12

## STEP 1: SPECIFICATIONS (2)

COMMUNICATION LANGUAGE.

BETWEEN DIFFERENT PEOPLE ON THE PROJECT AND BETWEEN  
PEOPLE AND COMPUTERS.

- ✗ NO ORDINARY LANGUAGE.
- ✓ ACCURATE LANGUAGE.
- ✓ A LANGUAGE THAT CAN BE SIMULATED.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 13

## STEP 2: HOW TO ?(1)

VERY DIFFICULT STEP: RELAYS ON THE KNOW-HOW OF THE DESIGNER.

MAIN IDEA: TO SPLIT INTO SEVERAL SMALL PARTS.

DIVIDE AND CONQUER STRATEGY.

HIERARCHY.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 14

## STEP 2: HOW TO ? (2)

THE CUTTING IS GUIDED BY:

1. REGULARITY OR NOT.

- IDENTIFY REGULAR BLOCKS.
- IDENTIFY RANDOM LOGIC BLOCKS.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 15

## STEP 2: HOW TO ? (3)

THE CUTTING IS GUIDED BY:

### 2. TIMING ASPECTS.

- COARSE ESTIMATION OF TIMING.
- LOOKING FOR A GOOD BALANCE.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY. NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 16

## STEP 2: HOW TO ? (4)

THE CUTTING IS GUIDED BY:

### 3. TOPOLOGY.

- ALREADY IN MIND THE CIRCUIT FORM.
- AN IDEA ABOUT THE SIZE OF EACH PART.
- AN IDEA ABOUT THE ROUTING.
- OPTIMIZING SILICON AREA USAGE.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 17

## STEP 2: HOW TO ? (5)

THE CUTTING IS GUIDED BY:

- 4. TECHNOLOGY.
- USING ASGA OR CMOS ?
- USING PALs OR STANDARD CELLS ?



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 18

## STEP 2: HOW TO ? (6)

THE CUTTING IS GUIDED BY:

5. CAD TOOLS.

- WHAT TOOLS DO I HAVE TO MAKE MY CIRCUIT ?

EX: NO SYNTHESIS TOOLS SO I TRY TO REDUCE THE RANDOM  
LOGIC PART.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 19

## STEP 3: IMPLEMENTATION

EACH PART WILL BE IMPLEMENTED USING A PARTICULAR METHOD. WHEN I SPLIT MY CIRCUIT, I HAVE ALREADY DECIDED WHICH ONE.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 20

## STEP 4: ASSEMBLAGE

THE ASSEMBLAGE IS DONE IN A HIERARCHICAL WAY, STARTING FROM THE LOWEST LEVEL.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 21

# CONCLUSION (1)

AT EACH STEP, THE INFORMATION IS ENHANCED:

1. FROM THE IDEA DOWN TO THE SPECIFICATIONS.
2. WHEN STRUCTURING THE MODEL IN AN OTHER WAY.
3. .....

⇒ AT EACH STEP, A VERIFICATION IS TO BE DONE.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 22

## CONCLUSION (2)

ALL ALONG THE METHODOLOGY, WE HANDLED DIFFERENT VIEWS:

1. EQUATIONS.
2. NETLISTS.
3. LAYOUT.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 23

## CONCLUSION (3)

THERE IS A METHOD.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 24

# OUTLINE

I - INTRODUCTION.

II - DESIGN METHODOLOGY: AN OVERVIEW.

**III - ABSTRACTION LEVELS IN ALLIANCE.**

IV - VHDL: AN OVERVIEW.

V - VHDL: THE ALLIANCE SUBSET.

VI - ALLIANCE: A COMPLETE DESIGN SYSTEM.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 1

## 3 DIFFERENT VIEWS

ALL ALONG THE METHODOLOGY, WE HANDLED DIFFERENT VIEWS:

1. BEHAVIOURAL VIEW (EQUATIONS).
2. STRUCTURAL VIEW (NETLISTS).
3. LAYOUT (VIEW).



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 2

# BEHAVIOURAL VUE (1)

## LOGICAL EQUATIONS

- DESCRIPTION FORMALISM.

A SET OF LOGICAL EQUATIONS (BOOLEAN) REPRESENTING  
BOOLEAN FUNCTIONS.

$$\text{EXAMPLE: } U = A.(A+B) \quad V = C.D \quad T = D \oplus E$$

$$X = U.V \quad Y = V + T + X \quad Z = T.E$$



# STRUCTURAL VUE (1)

FOR ALL THESE VIEWS, WE ARE LOOKING FOR BASIC CONCEPTS: COMPLETELY INDEPENDENT FROM A GIVEN LANGUAGE.

IN THE STRUCTURAL VIEW:

- CONNECTORS: ID, DIRECTION, ETC....
- SIGNALS: ID, TYPE (EXTERNAL OR NOT), ETC....
- INSTANCE: ID, MODEL NAME, PORTS, ETC....



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 6

# LAYOUT VUE (1)

## SYMBOLIC LAYOUT: PRINCIPLES


- PORTABILITY
- SIMPLICITY
- ROBUSTNESS




UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 7



COARSE GRID



## LAYOUT VUE (2)

SYMBOLIC LAYOUT: OUR APPROACH

THIN FIXED GRID, SYMBOLIC LAYOUT.

DISTANCES FORM CENTER TO CENTER  $\Rightarrow$  GOOD DENSITIES.

SPECIAL SYMBOLIC LAYOUT EDITOR.


AUTOMATIC TRANSLATION FROM SYMBOLIC TO PHYSICAL.




UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 8



# HOW TO DEAL WITH THESE VIEWS ? (1)




UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 9

## HOW TO DEAL WITH THESE VIEWS ? (2)



## INDEPENDENCE (1)

A MAJOR IDEA IN ALLIANCE IS ITS INDEPENDENCE FROM ANY GIVEN LANGUAGE.

IDENTIFY THE CONCEPTS THAT:

- ✗ DO NOT DEPEND ON A LANGUAGE.
- ✓ DEPENDS ON THE ABSTRACTION LEVEL.




UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 11

## INDEPENDENCE (2)



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 12

# OUTLINE

I - INTRODUCTION.

II - DESIGN METHODOLOGY: AN OVERVIEW.

III - ABSTRACTION LEVELS IN ALLIANCE.

**IV - VHDL: AN OVERVIEW.**

V - VHDL: THE ALLIANCE SUBSET.

VI - ALLIANCE: A COMPLETE DESIGN SYSTEM.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 1

# VERY HIGH SPEED INTEGRATED CIRCUITS (VHSIC)

HARDWARE

DESCRIPTION

LANGUAGE



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994


*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 2

10

# WHY DO WE NEED HDL ? (1)

- ✗ HARDWARE SOLUTION LIMITS.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 3

## WHY DO WE NEED HDL ? (2)

- ✖ INCREASING COMPLEXITY.
- ✖ INCREASING COST IN TIME AND INVESTMENT.

⇒ A SOFTWARE SOLUTION IS NEEDED.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 4

## WHY DO WE NEED HDL ? (3)

- ✗ A PROGRAMMING LANGUAGE IS NOT SUITED FOR DESCRIBING HARDWARE.
- ⇒ A SPECIAL PURPOSE LANGUAGE IS NEEDED.
- ✓ HARDWARE DESCRIPTION LANGUAGE.



## WHY VHDL ? (1)

- CIRCUIT MANUFACTURERS ARE FULLY SATISFIED WITH THEIR PROPRIETARY HDLS.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 6

## WHY VHDL ? (2)

PROBLEM FOR SYSTEM MANUFACTURERS.

DIFFERENT VENDORS  $\Rightarrow$  DIFFERENT INCOMPATIBLE HDLs.

- ✗ IMPOSSIBLE TO VERIFY A WHOLE MIXED SYSTEM.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 7

## WHY VHDL ? (3)

- ✗ VENDOR DEPENDENCY.
- ✗ DESIGN EXCHANGE PROBLEM.

⇒ A NEED FOR A STANDARD HDL FROM THE SYSTEM  
MANUFACTURER'S POINT OF VIEW.

- ✓ VHSIC HARDWARE DESCRIPTION LANGUAGE.



# HISTORY

- 1981: AN EXTENSIVE PUBLIC REVIEW (DOD).
- 1983: A REQUEST FOR PROPOSAL.  
(INTERMETRICS, IBM, AND TEXAS INSTRUMENTS).
- 1986: VHDL IN THE PUBLIC DOMAIN.
- 1987: A STANDARD LANGUAGE (IEEE-1076).



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 9

# VHDL

STANDARD  $\Rightarrow$  OPEN LANGUAGE



- ✓ VENDOR INDEPENDENCE
- ✓ USER DEFINABLE
- ✓ WIDE CAPABILITIES

- ✗ COMPLEX TOOLS
- ✗ SLOW TOOLS




UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 10

# VHDL: DIFFERENT VIEWS



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 11

## VHDL: A MODEL OF BEHAVIOR (1)

THIS IS THE HIGHEST LEVEL OF ABSTRACTION.

A FUNCTIONAL INTERPRETATION OF A DISCRETE SYSTEM.

⇒ SEQUENTIAL INSTRUCTIONS ARE NEEDED (PROGRAMS).

CORRESPONDS TO THE PROGRAMMER POINT OF VIEW.



## VHDL: A MODEL OF BEHAVIOR (2)

### VHDL OFFERS:

- PROCEDURES AND FUNCTIONS.
- SEQUENTIAL INSTRUCTIONS (IF, CASE, LOOP, NEXT).
- PROCESSES.

VHDL IS A COLLECTION OF PROCESSES RUNNING CONCURRENTLY OR IN PARALLEL.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 13

## VHDL: THE DATA FLOW VIEW (1)

THIS VIEW IS HALFWAY BETWEEN THE STRUCTUREL DESCRIPTION AND THE BEHAVIOUR DESCRIPTION.

THE KEYWORD IS CONCURRENT INSTRUCTIONS.

CORRESPONDS TO THE CIRCUIT DESIGNER POINT OF VIEW.




UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 14

## VHDL: THE DATA FLOW VIEW (2)

THE DISCRETE SYSTEM SHOULD REACT WHENEVER ITS INPUTS CHANGE.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 15

# VHDL: A MODEL OF STRUCTURE (1)

WHAT FOR ?

✗ DEALING WITH COMPLEX SYSTEMS IS A HARD TASK.


THE DIVIDE AND CONQUER STRATEGY

COMBINATION OF A NUMBER OF SUBSYSTEMS

✓ HIERARCHY



## VHDL: A MODEL OF STRUCTURE (2)




UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 17

## VHDL: A MODEL OF STRUCTURE (3)

MULTIPLE INTERNAL VIEWS FOR THE SAME  
STRUCTURAL MODEL



# VHDL FEATURES

- TYPES:

- ◆ EACH OBJECT HAS A TYPE

- OBJECTS:

- ◆ EACH OBJECT MAY HAVE AN ELECTRONIC INTERPRETATION (SIGNAL).
  - ◆ EACH OBJECT MAY HAVE AN ALGORITHMIC MEANING (VARIABLE).



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 19

## CONCLUSION (1)

VHDL IS AN OPEN LANGUAGE WITH MANY FEATURES.

WITH VHDL, ANY DISCRETE SYSTEM CAN BE MODELED.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 20

## CONCLUSION (2)

EACH USER HAS ITS OWN NEEDS DEPENDING ON:

- HIS BACKGROUND.
- HIS ENVIRONMENT.

WE DEFINED A SUBSET OF VHDL.




UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 21

## CONCLUSION (3)

WHY ?



COMPLEX LANGUAGE  $\Rightarrow$  DEVELOPING A COMPILER IS HARD  
AND TIME CONSUMING.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

Third Course on Basic VLSI Design Techniques: The ALLIANCE System

SLIDE 22

## CONCLUSION (4)

WHY?

EDUCATIONAL NEEDS:

- UNDERSTANDING TIME.
- UNIVOCAL (ONE WAY FOR DESCRIBING A REGISTER).



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 23

# CONCLUSION (5)

WHY ?

OUR ENVIRONMENT: VLSI.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 24

# OUTLINE

I - INTRODUCTION.

II - DESIGN METHODOLOGY: AN OVERVIEW.

III - ABSTRACTION LEVELS IN ALLIANCE.

IV - VHDL: AN OVERVIEW.

**V - VHDL: THE ALLIANCE SUBSET.**

VI - ALLIANCE: A COMPLETE DESIGN SYSTEM.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*


SLIDE 1

# WHY AND HOW ?

## WHY ?

- DEVELOPMENT TIME.
- EDUCATION CONSTRAINTS.
- THE CURRENT ENVIRONMENT.

## CRITERIONS FOR THE SUBSET DEFINITION.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994


Third Course on Basic VLSI Design Techniques: The ALLIANCE System

SLIDE 2

# TOOLS REQUIREMENTS (1)

## WHICH TOOLS USE VHDL ?

- SYNTHESIS.
- FORMAL PROOVER.
- PLACER & ROUTER.
- SIMULATOR.
- FUNCTIONAL ABSTRACTOR.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 3

## TOOLS REQUIREMENTS (2)

### SYNTHESIS TOOLS.

- ✗ A REGISTER MUST BE IDENTIFIED IN A SYNTACTICAL WAY.
- ✗ A BUS MUST BE IDENTIFIED IN A SYNTACTICAL WAY.
- ✗ SIGNALS MUST HAVE THE BIT TYPE ('0', '1').
- ✗ NO TIMING.

### FORMAL PROOVER.

- ✗ A REGISTER MUST BE IDENTIFIED IN A SYNTACTICAL WAY.
- ✗ A BUS MUST BE IDENTIFIED IN A SYNTACTICAL WAY.



## TOOLS REQUIREMENTS (3)

### FUNCTIONAL ABSTRACTOR.

- ✗ THE VHDL SUBSET MUST BE AS CLOSE AS POSSIBLE TO THE HARDWARE.

### PLACER & ROUTER.

- ✗ NO MIXING BETWEEN STRUCTURAL AND BEHAVIORAL VIEWS.

### SIMULATOR.

- ✗ NO ABSTRACT TYPES.

- ✗ NO TIMING.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*


SLIDE 5

# USERS REQUIREMENTS

LOOKING FOR THE LARGEST SUBSET.

THE GOOD VHDL SUBSET:

- ✓ LETS THE USER DESCRIBE HIS CIRCUIT EASILY.
- ✓ DO NOT DETERIORATE THE TOOL WITH A COMPLEX LANGUAGE.



# THE EXTERNAL ASPECT

IN VHDL A CIRCUIT (DESIGN UNIT) HAS TWO ASPECTS:

## 1. THE EXTERNAL ASPECT: (EXTERNAL VISIBILITY)

*What is visible*

### ALLIANCE

- ✓ NAME
- ✓ INTERFACE (PORT)
- ✗ COLOR
- ✗ TEMPERATURE
- ✗ \_\_\_\_\_



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 7

## THE INTERNAL ASPECT (1)

IN VHDL A CIRCUIT (DESIGN UNIT) HAS TWO ASPECTS:

### 2. THE INTERNAL ASPECT: (FUNCTIONALITY)

ALLIANCE

- ✓ STRUCTURAL
- ✓ DATA FLOW

*how it works*



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

Third Course on Basic VLSI Design Techniques: The ALLIANCE System

SLIDE 8

## THE INTERNAL ASPECT (2)

IN THE STRUCTURAL INTERNAL ASPECT, WE DESCRIBE THE CIRCUIT AS A NETWORK OF SMALLER CIRCUITS.

THE FOLLOWING OBJECTS ARE USED:

- SIGNAL.
- COMPONENT (MODEL).
- INSTANCE.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 9

## EXTERNAL ASPECT: EXAMPLE (1)

```
ENTITY PARITY IS
  PORT (
    A: IN BIT;
    B : IN BIT;
    C : IN BIT ;
    D : IN BIT;
    P: OUT BIT
  )
END PARITY;
```

Entity Name: PARITY

Port Name: A, B, C, D, P

Input/Output mode: IN, OUT

Type: BIT

## EXTERNAL ASPECT: EXAMPLE (2)

```
ENTITY ADDER_32 IS
  PORT (
    A : IN BIT_VECTOR (31 DOWNTO 0);
    B : IN BIT_VECTOR (31 DOWNTO 0);
    CIN : IN BIT;
    SUM : OUT BIT_VECTOR (31 DOWNTO 0);
    COUT : OUT BIT
  )
END;
```



## INTERNAL STRUCTURAL EXAMPLE (1)

ARCHITECTURE PSTRUCT OF PARITY IS  
COMPONENT XOR\_Y

PORT (

I0 : IN BIT ;

I1 : IN BIT ;

T : OUT BIT

);

END COMPONENT;

SIGNAL PARITY\_AB : BIT;

SIGNAL PARITY\_CD : BIT;

DECLARATIVE  
PART



## INTERNAL STRUCTURAL EXAMPLE (2)

BEGIN

INSTANCE\_AB : XOR\_Y

PORT MAP (

I0 => A,

I1 => B,

T => PARITY\_AB

);

INSTANCE\_CD : XOR\_Y

PORT MAP (

I0 => C,

I1 => D,

T => PARITY\_CD

);

DESCRIPTION  
PART



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 13

## INTERNAL STRUCTURAL EXAMPLE (3)

INSTANCE\_ABCD: XOR\_Y

PORT MAP (


I0 => PARITY\_AB,

I1 => PARITY\_CD,

T => P

);

END;




UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

Third Course on Basic VLSI Design Techniques: The ALLIANCE System

SLIDE 14



# STRUCTURAL & HIERARCHICAL



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 15

# INTERNAL BEHAVIORAL ASPECT (1)

DESCRIBING EQUATIONS BETWEEN INPUTS AND OUTPUTS.

- BOOLEAN FUNCTIONS:

- ◆ AND
- ◆ OR
- ◆ XOR
- ◆ NAND
- ◆ NOR
- ◆ NOT

ALWAYS USE BRACKETS.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

Third Course on Basic VLSI Design Techniques: The ALLIANCE System

SLIDE 16



## INTERNAL BEHAVIORAL ASPECT (2)

DESCRIBING EQUATIONS BETWEEN INPUTS AND OUTPUTS.

- ASSERT ( CONDITION )  
REPORT "MESSAGE"  
SEVERITY LEVEL;

VERY USEFUL IN LARGE-SCALE DESIGN.

- ◆ ALLOWS ENCODING SPECIFIC CONSTRAINTS AND ERROR CONDITIONS
- ◆ PROVIDE USEFUL MESSAGES.
- ◆ STOP THE SIMULATION WHEN CONSTRAINTS ARE NOT MET.



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 17

## INTERNAL BEHAVIORAL ASPECT (3)

- THREE KINDS OF ASSIGNMENTS:

### SIMPLE ASSIGNMENT:

$S \leq A \text{ AND } B;$

Always

### CONDITIONNAL ASSIGNMENT:

$S \leq A \text{ AND } B \text{ WHEN } (C = '0') \text{ ELSE}$   
 $D \text{ OR } E;$



## INTERNAL BEHAVIORAL ASPECT (4)

### SELECTIVE ASSIGNMENT:

WITH ADDRESS(3 DOWNTO 0) SELECT

OUT <= "000100" WHEN "0000",

"000101" WHEN "0001",

-----

"000000" WHEN OTHERS;



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

*Third Course on Basic VLSI Design Techniques: The ALLIANCE System*

SLIDE 19

## INTERNAL BEHAVIORAL ASPECT (5)

- REGISTERS:

SIGNAL MYREGISTER : REG\_BIT REGISTER;

STORE : BLOCK ( CK = '0' AND NOT CK'STABLE )

BEGIN

MYREGISTER <= GUARDED I0;

END BLOCK STORE;



## INTERNAL BEHAVIORAL ASPECT (6)

- BUS:

SIGNAL MY\_BUS1 : MUX\_BIT BUS;  
ONLY ONE DRIVER ACTIVE AT THE SAME TIME.

SIGNAL MY\_BUS2 : WOR\_BIT BUS;  
MANY DRIVERS DRIVE THE SAME VALUE.



## INTERNAL BEHAVIORAL EXAMPLE

ARCHITECTURE DATA\_FLOW OF PARITY IS

    SIGNAL PARITY\_AB : BIT;

    SIGNAL PARITY\_CD : BIT;

BEGIN

        PARITY\_AB <= A XOR B;

        PARITY\_CD <= C XOR D;

        P <= PARITY\_AB XOR PARITY\_CD;


End;



UPMC/MASI, PARIS - ICTP, TRIESTE, ITALY, NOVEMBER 21- DECEMBER 16, 1994

Third Course on Basic VLSI Design Techniques: The ALLIANCE System

SLIDE 22



Q1