



INTERNATIONAL ATOMIC ENERGY AGENCY
UNITED NATIONS EDUCATIONAL, SCIENTIFIC AND CULTURAL ORGANIZATION



INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS
34100 TRIESTE (ITALY) - P.O.B. 586 - MIRAMARE - STRADA COSTIERA 11 - TELEPHONES: 224281/2/3/4/5/6
CABLE: CENTRATOM - TELEX 460392-1

SMR/90 - 14

COLLEGE ON MICROPROCESSORS:
TECHNOLOGY AND APPLICATIONS IN PHYSICS

7 September - 2 October 1981

LOGIC AND ARITHMETIC

A. WERBROUCK
Istituto di Scienza
dell'Informazione
Corso Massimo d'Azeglio, 42
Torino, Italy

These are preliminary lecture notes, intended only for distribution to participants. Missing or extra copies are available from Room 230.

BOOLEAN ALGEBRA AND LOGIC CIRCUITS

NECESSARY TO UNDERSTAND:

INTERNAL FUNCTIONING
INTERFACING WITH PERIPHERALS
APPLICATIONS (REPLACE HARD-WIRED LOGIC)

AS FORMAL MATHEMATICAL SYSTEM,
BOOLEAN ALGEBRA HAS:

1. SET OF ELEMENTS (CONSTANTS) (0, 1)
LOGIC-1 IS AFFIRMATION (YES, TRUE)
LOGIC-0 IS NEGATION (NO, FALSE,

LOGIC VARIABLES (LETTERS) MUST HAVE 0 OR 1 VALUE

2. OPERATIONS-SYMBOLS 3. POSTULATES
TRUTH TABLE

AND $A \cdot B$ $A \wedge B$ 

A	B	0	1
0	0	0	0
1	0	0	1

 PRODUCT

LOGICAL MULTIPLICATION

GENERALIZED $A \cdot B \cdot C \dots$

OR $A + B$ $A \vee B$ 

A	B	0	1
0	0	0	1
1	1	1	1

 SUM

LOGICAL ADDITION

GENERALIZED $A + B + C \dots$

NOT= COMPLEMENTATION A $\bar{A}$ OR A'
NEGATION 
INVERSION $\Rightarrow$

UNARY OPERATION

EOR $A \oplus B$ $A \vee B$ 

A	B	0	1
0	0	0	1
1	1	1	0

COMPOSITE $A \oplus B = A \cdot \bar{B} + \bar{A} \cdot B$

GENERALIZED $= A \oplus B \oplus C \dots = \text{EVEN PARITY}$

DIGITAL ELECTRONICS NECESSARY FOR UNDERSTANDING
FUNCTIONING OF DIGITAL SYSTEMS AND SUB-SYSTEMS.

1. BASED ON DISCRETE (SEPARATED, DISTINCT) VALUES OF VOLTAGE, CURRENT, FREQUENCY, OR PHASE OF NATURALLY CONTINUOUS PHYSICAL VARIABLES COMPOSED OF ONE OR MORE SIGNALS.

$$\text{SIGNAL} = \text{AMPLITUDE} \times \cos(2\pi \times \text{FREQUENCY} \times \text{TIME} + \text{PHASE})$$

2. NORMALLY TWO LEVELS ARE DEFINED OF BINARY SYSTEM
YES-NO, ON-OFF, HIGH-LOW, POS-NEG, ONE-ZERO, RIGHT-LEFT
TRUE-FALSE, ETC.

3. INTERESTING STATES CORRESPOND TO BINARY NUMBER (0-1)
REPRESENTATION WITH EXTENSIONS (X= DON'T CARE, TRI- STATE,
ETC.) AS ENABLE-DISABLE.

PRIMITIVE FUNCTIONS FOR BUILDING ALL OTHERS:

OF ONE VARIABLE A : $F(A) = A$ (TRUE), $\bar{A}$ (COMPLEMENT), 0 (ZERO), 1 (ONE)

AS BOOLEAN FUNCTION $F(A) = A$ $F(A) = \bar{A}$ $F(A) = 0$ $F(A) = 1$
AS TRUTH TABLE

A	0	1	0	1
F(A)	0	1	0	1

NUMBER OF FUNCTIONS

OF N VARIABLES:

(NUMBER OF VALUES OF F) (NUMBER OF VALUES OF VARIABLE) = 2^{2^N}

2^{2^N} = NUMBER OF CELLS IN TRUTH TABLE


FOR EACH COVERING OF THE CELLS, A FUNCTION WHICH GIVES A
DISTINCT SET OF VALUES, WRITABLE AS A BINARY NUMBER
OF 2^N BITS. FOR THE INTERESTING CASE ($N=2$): 16 FUNCTIONS

A=0	A=1	COVERING FUNCTION		
B=0	B=1	B=0	B=1	
0	0	0	0	ZERO
0	0	0	1	$A \cdot B$
0	0	1	0	$A \cdot \bar{B}$
0	0	1	1	A
0	1	0	0	$\bar{A} \cdot B$
0	1	0	1	B
0	1	1	0	$\bar{A} \cdot B + A \cdot \bar{B} = A \oplus B$
0	1	1	1	$A + B$
1	0	0	0	$\bar{A} \cdot \bar{B} = \overline{A + B}$
1	0	0	1	$\bar{A} \cdot B + A \cdot \bar{B} = A \oplus B$
1	0	1	0	B
1	0	1	1	$A + \bar{B}$
1	1	0	0	$\bar{A}$
1	1	0	1	$\bar{A} + B = \bar{A} + B$
1	1	1	0	$\bar{A} \cdot B$
1	1	1	1	1

IN PRACTICE, WE CHOOSE
THE FOLLOWING SUBSET.
NAME - EXPRESSION - SYMBOLS

AND: $A \cdot B$		AND
OR: $A + B$		OR
EOR: $A \oplus B$		EOR
NOT: $\bar{A}$		NOT
NAND: $\overline{A \cdot B}$		NAND
NOR: $\overline{A + B}$		NOR

LOGICAL MODULE OR SUB-UNIT




CAN BE DESCRIBED BY TRUTH TABLE, LOGIC EQUATIONS, EVEN MEMORY CONTENTS

EXAMINE COMPLETE COMBINATORIAL LOGIC CIRCUIT OF TWO VARIABLES (16 FUNCTIONS)
RESULT = $F_4 \cdot \bar{A} \bar{B} + F_3 \cdot \bar{A} B + F_2 \cdot A \bar{B} + F_1 \cdot A B$

TRUTH TABLE (42 LINES)
X = DON'T CARE

F ₄	F ₃	F ₂	F ₁	A	B	RESULT
0	0	0	0	X	X	0 ZERO
0	0	0	1	0	X	0 A·B
				X	0	0
				1	1	1
0	0	1	0	0	X	0 A·B̄
				X	1	0
				1	0	1
0	0	1	1	0	X	0 A
				1	X	1
0	1	0	0	1	X	0 Ā·B
				X	0	0
				0	1	1
0	1	0	1	X	0	0 B
				X	1	1
0	1	1	0	0	0	0 Ā·B + A·B̄ = EOR
				0	1	1
				1	0	0
0	1	1	1	0	0	0 A+B
				1	X	1
1	0	0	0	1	X	0 Ā·B̄
				X	1	0
				0	0	1
1	0	0	1	0	0	1 Ā·B̄ + A·B = EQUIVALENCE
				0	1	0
				1	0	0
				1	1	1



LOOK-UP TABLE
IN NORMAL MEMORY
ADDRESS = CONTENT =
ARGUMENT RESULT
64 WORDS

0	0	0	0	0	0	0 ZERO
				0	1	0
				1	0	0
				1	1	0
0	0	0	1	0	0	0 A·B
				0	1	0
				1	0	0
				1	1	1
0	0	1	0	0	0	0 A·B̄
				0	1	0
				1	0	1
				1	1	0

DO THE REST

DO THE REST
AS AN EXERCISE

BOOLEAN ALGEBRA THEOREMS

- 1a. $\bar{0} = 1$ 1b. $\bar{1} = 0$ "NOT" POSTULATE
- 2a. $A + 0 = A$ 2b. $A \cdot 1 = A$ } AND, OR
- 3a. $A + 1 = 1$ 3b. $A \cdot 0 = 0$ }
- 4a. $A + A = A$ 4b. $A \cdot A = A$ IDEMPOTENT LAW
- 5a. $A + \bar{A} = 1$ 5b. $A \cdot \bar{A} = 0$ REFLECT COMPLEMENTARY PROPERTY OF VARIABLES
6. $\overline{(\bar{A})} = A$ INVOLUTION (FROM 1)
- 7a. $A + B = B + A$ 7b. $A \cdot B = B \cdot A$ COMMUTATIVE
- 8a. $A + AB = A$ 8b. $A(A + B) = A$ ABSORPTION FOR SIMPLIFICATION
- 9a. $A + \bar{A}B = A + B$ 9b. $A(\bar{A} + B) = AB$
- 10a. $\overline{(A + B)} = \bar{A} \cdot \bar{B}$ 10b. $\overline{(AB)} = \bar{A} + \bar{B}$ DEMORGAN'S LAW
- 11a. $(A + B) + C = A + (B + C) = A + B + C$ 11b. $(AB)C = A(BC) = ABC$ ASSOCIATIVE
- 12a. $A + BC = (A + B)(A + C)$ 12b. $A(B + C) = AB + AC$ DISTRIBUTIVE
- PRINCIPLE OF DUALITY ($a \leftrightarrow b$, AND $\leftrightarrow$ OR, $1 \leftrightarrow 0$)
- ALL CAN BE PROVEN BY PERFECT INDUCTION, THAT IS BY SUBSTITUTING ALL POSSIBLE VALUES.
- GENERALIZED FORMS:
- DEMORGAN'S $\overline{A + B + C \dots} = \bar{A} \cdot \bar{B} \cdot \bar{C} \dots$
 $\overline{ABC \dots} = \bar{A} + \bar{B} + \bar{C} \dots$
- DISTRIBUTIVE
- $A + BCD \dots = (A + B)(A + C)(A + D) \dots$
- $A(B + C + D \dots) = AB + AC + AD \dots$


-5-

TRANSFORMATIONS
LOGIC EQUATION $\rightarrow$ TRUTH TABLE
SUBSTITUTE VALUES OF INPUT VARIABLES
INDICATED BY INDICES OF TRUTH TABLE

Row A B C F
0 0 1 $\square$ $F(A,B,C) = (A+B) \cdot C \rightarrow (0+1) \cdot 1 = 1$

MORE COMMON TRANSITION: TRUTH TABLE
 $\rightarrow$ LOGIC EQUATIONS

WRITE TRUTH TABLE AS KARNAUGH MAP
2-VARIABLE




AND THEN COVER ONES WITH SUM OF PRODUCTS

DOUBLE COVERING IS PERMITTED
(A B C)

DON'T CARE COVERING OPTIONAL $\bar{B}C$ AC

$$F = AC + \bar{B}C + \bar{A}\bar{C} \text{ (WRAP AROUND TERM)}$$

4-VARIABLE KARNAUGH MAP IS REALLY A TORUS DUE TO DOUBLE WRAP AROUND.




$$F = \bar{A}\bar{B}\bar{C} + \bar{B}\bar{C}D + C\bar{D}$$

MINIMAL SUM


$$\bar{F} = \bar{C}\bar{D} + CD + ABC$$

MINIMAL PRODUCT $\rightarrow F = (C+D)(\bar{C}+\bar{D})(\bar{A}+\bar{B}+C)$

9309 DUAL 4-INPUT MULTIPLEXER



HALF 9321 DUAL 1-OF-4 DECODER TRUTH TABLE OF MULTIPLEXER




S_1	S_0	Z
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

TRUTH TABLE OF DECODER


A_1	A_0	O_0	O_1	O_2	O_3
0	0	$\bar{E}$	H	H	H
0	1	H	$\bar{E}$	H	H
1	0	H	H	$\bar{E}$	H
1	1	H	H	H	$\bar{E}$

-6-


USE OF MULTIPLEXER-DEMULTIPLEXER



USE OF DEMULTIPLEXER AS DECODER



TO ENCODE - USE PRIORITY ENCODER TO AVOID AMBIGUITY IF MORE THAN ONE INPUT LINE IS ASSERTED (= TRUE, 1)




EXERCISE: VERIFY BOOLEAN

EQUATIONS OF FAIRCHILD 9318

CASCADABLE 8-INPUT PRIORITY ENCODER

ON NEXT PAGE.

FAIRCHILD 9318 8-INPUT PRIORITY ENCODER



TRUTH TABLE


	$\bar{E}I$	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7	$G5$	$\bar{A}_0$	$\bar{A}_1$	$\bar{A}_2$	$\bar{E}O$
(DISABLED)	H	X	X	X	X	X	X	X	X	H	H	H	H	H
(NO ACTIVE INPUT)	L	H	H	H	H	H	H	H	H	L	H	H	H	L
	L	X	X	X	X	X	X	X	L	L	L	L	L	L
	L	X	X	X	X	X	L	H	H	L	L	L	L	L
	L	X	X	X	X	L	H	H	H	L	L	L	L	L
	L	X	X	X	L	H	H	H	H	L	L	L	L	L
	L	X	X	L	H	H	H	H	H	L	L	L	L	L
	L	X	L	H	H	H	H	H	H	L	L	L	L	L
	L	L	H	H	H	H	H	H	H	L	L	L	L	L

-9-

SEQUENTIAL LOGIC CIRCUITS
CONTAIN MEMORY OF PREVIOUS INPUTS
CALLED "STATE" IN COMPUTER JARGON

POSITIVE LOGIC: 1 = HIGH VOLTAGE = H
0 = LOW VOLTAGE = L

USE BISTABLE ELEMENT (FLIP-FLOP) TO COMPOSE
REGISTERS, COUNTERS,




TRUTH TABLE-CONTROL L TRUTH TABLE-CONTROL H

TRUTH TABLE-CONTROL L				TRUTH TABLE-CONTROL H			
R	S	Q	Q̄	R	S	Q	Q̄
H	H	NO CHANGE	←	H	H	LL	INDETERMINATE
L	H	L	H	L	H	HL	←
H	L	H	L	H	L	LH	←
L	L	H H	←	L	L	LL	NO CHANGE

NOTE FEED BACK FROM OUTPUT TO GATE INPUT
TO MAINTAIN STATE (IF VOLATILE)

BLOCK DIAGRAMS:




WE CONTINUE ONLY WITH CROSSED NAND TYPE

-10-


SYNCHRONOUS FLIP-FLOP

ADD SYNCHRONOUS OR CLOCKED INPUT



TRUTH TABLE FOR PRESET = CLEAR = LOW
R S Q Q̄ (AFTER CLOCK DESCENT)
H H INDETERMINATE - TO BE REMOVED BY JK
H L L H
L H H L
L L Q₀ Q̄₀ = Q, Q̄ VALUES BEFORE CLOCK

CLOCKED D FLIP-FLOP OR DATA LATCH
HAS NO INDETERMINATE STATE




TRUTH TABLE


DATA WHEN CLOCK DESCENDS	Q H	Q̄ L	Q L	Q̄ H
H	H	L	L	H
L	L	H	H	L

NOTE: TRANSPARENT WHEN CLOCK HIGH
CANNOT BE USED FOR SHIFT REGISTER
OR REGISTER WHICH MUST MEMORIZE RESULT
DEPENDING ON PREVIOUS RESULT $A+B \Rightarrow A$.

1. REMOVE TRANSPARENCY WITH MASTER-SLAVE STRUCTURE (MS)



2. REMOVE INDETERMINATE STATE WITH JK MS SECTION-MASTER SLAVE




LONG TRUTH TABLE - Q₀ Q₀ = OUTPUT BEFORE CLOCK RISE

J	Q ₀	JQ ₀	K	Q ₀	KQ ₀	Q	Q̄	RESULT
L	L	L	L	H	L	H	L	NO CHANGE
L	L	L	H	H	H	L	H	CHANGE
H	L	L	H	H	H	H	L	NO CHANGE
H	L	L	L	L	L	L	H	CHANGE - COMMUTES
L	H	L	H	L	L	L	H	NO CHANGE
L	H	L	L	L	L	L	H	NO CHANGE
H	H	H	L	L	L	H	L	CHANGE
H	H	H	H	L	L	H	L	CHANGE - COMMUTES


COUNTERS - ALL BASED ON J-K MASTER-SLAVE FLIP-FLOP

RESET TO ZERO




SYNCHRONOUS COUNTER APPLIES CLOCK TO EACH FLIP-FLOP

RESET TO ZERO



REVERSIBLE COUNTER IS SYNCHRONOUS COUNTER WITH COMPLETE SYMMETRIC PRE-CONDITIONING OF J-K INPUTS OF NEXT HIGHER ORDER STAGES.

RESET TO ZERO







COMMUTE FF_{N+1} IF AT ALL N, N-1, ..., $\bar{Q}_N \cdot \bar{Q}_{N-1} = \bar{Q}_N \bar{Q}_{N-1}$

REGISTERS, USED WIDELY FOR FAST, LOW CAPACITY MEMORY, CONTAIN

- 1) MECHANISM FOR WRITING
- 2) MECHANISM FOR READING
- 3) MEMORY ELEMENT


-13-



SUMMARY OF FLIP-FLOPS AND USES


-14-

ASYNCHRONOUS R-S




INTERNAL STATE VARIABLES

SYNCHRONOUS R-S




CLOCKED STATE VARIABLES

SYNCHRONOUS "D" SIMPLE LATCH




DATA REGISTRATION WHERE
TRANSPARENCY IS NO PROBLEM

MASTER-SLAVE




J-K MASTER SLAVE



COUNTERS

EDGE-TRIGGERED "D"



DATA REGISTERS
SHIFT REGISTERS
ARITHMETIC REGISTERS ($A+B \Rightarrow A$)

NUMBER REPRESENTATION

1 HUMAN DECIMAL: $\pm DDDD$ WHERE D IS DECIMAL DIGIT. EXAMPLES +5, -10 (SIGN AND MAGNITUDE)

2. COMPUTER BINARY USING ONLY TWO ELEMENTS (0,1)
LET 0 = PLUS (+) AND 1 = MINUS (-)

LET MAGNITUDE BE IN POSITIONAL NOTATION USING BASE (RADIX) = 2 $+5 = 00101$, $-10 = 11010$

$$5 = 0 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 = 0 + 4 + 0 + 1$$

WHEN WE ADD AND SUBTRACT WE NORMALLY TREAT THE SIGN SEPARATELY.

HOWEVER, USING TEN'S COMPLEMENT NOTATION WE CAN ADD AS USUAL AND SUBTRACT BY ADDING THE TEN'S COMPLEMENT

$$\begin{array}{r} 89 \rightarrow 089 = 89 \\ -25 \rightarrow 175 = 200-25 \\ \hline 1064 \\ \text{CARRY} \uparrow \text{SIGN} \text{MAGNITUDE} \end{array} \quad \begin{array}{r} 25 \rightarrow 025 \\ -89 \rightarrow 111 \\ \hline 0136 = 200-64 = -64 \text{ (mod 200)} \\ \text{CARRY} \uparrow \text{SIGN} \end{array}$$

$$\begin{array}{r} 99 \rightarrow 099 \text{ OVERFLOW} \\ +44 \rightarrow 044 \\ \hline 0143 \end{array}$$

$$\begin{array}{r} -99 \rightarrow 101 \text{ OVERFLOW} \\ +(-44) \rightarrow 156 \\ \hline 1057 = -143 \end{array}$$

CORRECT SIGN IS IN CARRY POSITION WHEN OVERFLOW IS ASSERTED BY $CS \oplus CM = 1$ WHERE

CS IS CARRY FROM SIGN POSITION, AND CM IS CARRY FROM MOST SIGNIFICANT DIGIT.

BINARY ADDITION IS USED IN THE SIGN COLUMN AND DECIMAL ADDITION IN MAGNITUDE PART.

NOW SAME APPROACH APPLIED TO BINARY ARITHMETIC IS ESPECIALLY ATTRACTIVE

BECAUSE NOW BOTH SIGN AND MAGNITUDE PARTS OBEY BINARY ADDITION.

$$\begin{array}{r} 00 \\ 89 = 01011001 \\ 25 = 00011001 \\ \hline 01110010 = 114 \end{array} \quad \begin{array}{r} 11 \\ -89 = 10100111 \\ -25 = 11100111 \\ \hline 11001110 = -114 \end{array}$$

$$\begin{array}{r} 11 \\ 89 \rightarrow 01011001 \\ -89 \rightarrow 10100111 \\ \hline 110000000 = 0 \end{array} \quad \begin{array}{r} 10 \\ -89 \rightarrow 10100111 \text{ OVERFLOW} \\ -89 \rightarrow 10100111 \text{ RESULT} \\ \hline 1101001110 \\ \text{NEGATE} \rightarrow 010110010 = 178 \end{array}$$

$$\begin{array}{r} 01 \\ 89 \rightarrow 01011001 \text{ OVERFLOW} \\ 89 \rightarrow 01011001 \\ \hline 010110010 = 178 \end{array} \quad \begin{array}{r} 01 \\ 64 \rightarrow 01000000 \text{ OVERFLOW} \\ 64 \rightarrow 01000000 \\ \hline 01000000 \end{array}$$

$$\begin{array}{r} 11 \\ -64 \rightarrow 11000000 \text{ NO OVERFLOW FOR } (-64) + (-64) \\ -64 \rightarrow 11000000 \text{ OVERFLOW FOR } (+64) + (+64) \\ \hline 11000000 \end{array} \quad ?$$

CONFIRMATION OF VALUE OF 1000 0000

$$\begin{array}{r} \text{LARGEST POSITIVE NUMBER} = 01111111 \\ \text{TAKE NEGATIVE} \quad 10000001 \\ \text{SUBTRACT ONE} \equiv \text{ADD } -1 \quad 11111111 \\ \hline 11000000 \text{ NO OVERFLOW} \end{array}$$

1000 0000 IS VALID 2C NEGATIVE NUMBER WITH MAGNITUDE ONE LARGER THAN LARGEST POSITIVE, ALSO IT IS OWN 2C COMPLEMENT

SMALLER MAGNITUDE NEGATIVE NUMBERS ARE FORMED BY ADDING POSITIVE CONTRIBUTIONS WHICH APPEAR PLAINLY IN LOWER PORTION. THUS

$$\text{NUMBER}(2C) = \underbrace{-B \times 2^{n-1}}_{\text{SIGN}} + \sum_{i=0}^{n-2} B_i \times 2^i$$

BY ADDING NUMBER AND ITS 2C COMPLEMENT
WE FOUND THAT

$N + (-N) = (C=1) + \text{ALL ZEROS} \equiv 2^w$ WHERE
 w = WIDTH OF REGISTER IN BITS

LET:

MAGNITUDE OF POSITIVE NUMBER = $0 \leq a \leq 2^{w-1} - 1$

THEN NEGATIVE NUMBER = $2^w - a$

WITH MAGNITUDE: $0 < |2^w - a| \leq 2^{w-1}$

FOR 8-BIT MICROPROCESSOR

$0 \leq a \leq 127$; $0 < |256 - a| \leq 128$

REMEMBER THAT LATTER EXPRESSION HAS SIGN
INTEGRATED (EMBEDDED) INTO REPRESENTATION
SO THAT SIGNS AND MAGNITUDES CAN BE
TREATED SIMULTANEOUSLY IN SAME MANNER.

THEN HAVE WE LOST DISTINCTION BETWEEN
SIGN AND MAGNITUDE?

ANSWER: THE COMPUTER HAS LOST IT

WE (COMPUTER PROGRAMMER) MUST
PROPERLY INTERPRET RESULTS!

RESULTS ARE CONTENTS OF REGISTERS.

TWO CASES:

1. NUMBERS ARE SIGNED (FIRST BIT IS SIGN)
2. NUMBERS ARE UNSIGNED (ONLY MAGNITUDE)

NOTE POSITIVE BYTE 0000 0000 0101 1101 IN 16 BITS

NEGATIVE BYTE 1111 1111 0100 0011 IN 16 BITS

SIGN MUST BE EXTENDED ↑

RESULT INTERPRETATION IN TWO'S COMPLEMENT
ARITHMETIC

LET: $|A| = a$ $-|A| = 2^w - a$
 $N = -B = -\sum_{i=0}^{w-1} B_i \cdot 2^i = \sum_{i=0}^{w-1} B_i \cdot 2^i \cdot (-1)$
 $|B| = b$ $-|B| = 2^w - b$
 w = WORD WIDTH
 $m = w - 1$

ADDITION OF SIGNED INTEGERS $A + B$

CS, SR		00	01	10	11	
SA, SB	++	OK	OV			
	00	$a+b < 2^m$	$a+b \geq 2^m$			IF
	+ -		OK	OK		OV = CS ⊕ CM
	01		$a < b$	$a \geq b$		
	- +		OK	OK		NOT AVAILABLE
	10		$a > b$	$a \leq b$		
	--			OV	OK	THEN USE
	11			$a+b > 2^m$	$a+b \leq 2^m$	

$OV = ADD \cdot (SA \cdot SB \cdot \overline{SR} + \overline{SA} \cdot \overline{SB} \cdot SR) + SUB \cdot (SA \cdot \overline{SB} \cdot \overline{SR} + \overline{SA} \cdot SB \cdot SR)$

COMPARISON OF UNSIGNED INTEGERS $A - B$

CS, SR		00	01	10	11	
SA, SB	++		$A < B$	$A \geq B$		
	00		$a < b$	$a \geq b$		BORROW IS CARRY
	01	$A < B$	$A < B$			
		$a+b < 2^m$	$a+b \geq 2^m$			COMPLEMENTED
	10			$A > B$	$A > B$	
				$a+b > 2^m$	$a+b \leq 2^m$	
	11		$A < B$	$A \geq B$		
			$a > b$	$a \leq b$		

DOUBLE PRECISION $A(B)$ IN $AH(BH)$ HIGH, $AL(BL)$ LOW

ADD: $AL + BL \rightarrow AL$; $AH + \text{CARRY} \rightarrow AH$; $AH + BH \rightarrow AH$

SUB: $AL - BL \rightarrow AL$; $AH - \text{BORROW} \rightarrow AH$; $AH - BH \rightarrow AH$

SUMMARY OF BRANCH CONDITIONS

PAGE REFERS TO MOTOROLA 6800 PROGRAMMING
REFERENCE MANUAL

INST-PAGE-CONDITION-COMMENTS

1. BEQ A-11 $Z=1$ BRANCH ON EQUAL TO ZERO
- BNE A-20 $Z=0$ BRANCH ON NOT EQUAL TO ZERO
- BPL A-21 $N=0$ BRANCH ON PLUS
- BMI A-19 $N=1$ BRANCH ON MINUS
- BVC A-24 $V=0$ MOTOROLA DEFINES FOR ADD $A+B$
 $V = SA \cdot SB \cdot \overline{SR} + \overline{SA} \cdot \overline{SB} \cdot SR$; SUB $A-B$
 $BVS A-25 V=1$ $V = SA \cdot \overline{SB} \cdot \overline{SR} + \overline{SA} \cdot SB \cdot SR$.
- BCC A-9 $C=0$ ADD $A+B$: $C = SA \cdot SB + SB \cdot \overline{SR} + SA \cdot \overline{SR}$
SUB $A-B$: $SB \rightarrow \overline{SB}$
- BCS A-10 $C=1$ TRUE CARRY = $SA \cdot \overline{SB} + \overline{SB} \cdot \overline{SR} + SA \cdot \overline{SR}$
STATUS CARRY = " " COMPLEMENTED
 $= \overline{SA} \cdot SB + \overline{SA} \cdot SR + SB \cdot SR$ BY BOOLEAN THEOREMS.

2. CONDITIONS BASED ON SIGNED OPERATIONS

- BGE A-12 $N \oplus V = 0$ i.e. N EQUIVALENT TO V
- BLT A-18 $N \oplus V = 1$
- BGT A-13 $\overline{Z} \cdot \overline{N \oplus V} = 1$ i.e. $Z + (N \oplus V) = 0$
- BLE A-16 $Z + (N \oplus V) = 1$

3. UNSIGNED SUBTRACTOR COMPARE RESULTS

- BHI A-14 $\overline{C} \cdot \overline{Z} = \overline{CVZ} = 1$ i.e. $CVZ = 0$ CORRECT
MANUAL
- BLS A-17 $C + Z = 1$ BRANCH ON LOW OR SAME
- BHIS $\equiv$ BCC $C=0$ BRANCH ON HIGH OR SAME
- BLO $\equiv$ BCS $C=1$ BRANCH ON LOW