



INTERNATIONAL ATOMIC ENERGY AGENCY
UNITED NATIONS EDUCATIONAL, SCIENTIFIC AND CULTURAL ORGANIZATION



INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS
41100 TRIESTE (ITALY) - P.O.B. 586 - MIRAMARE - STRADA COSTIERA 11 - TELEPHONES: 224281/2/3/4/5-6
CABLE: CENTRATOM - TELEX 460392-I

SMR/90 - 26

COLLEGE ON MICROPROCESSORS:
TECHNOLOGY AND APPLICATIONS IN PHYSICS

7 September - 2 October 1981

SUMMARY OF "MICROPROCESSOR ARCHITECTURE"

D. ASPINALL
Dept. of Computation
U.M.I.S.T.
Manchester
England

These are preliminary lecture notes, intended only for distribution to participants. Missing or extra copies are available from Room 230.

	INITIAL	$\Theta := b+c$	$y := a * \Theta$
0	a	a	a
1	b	b	b
2	c	c	c
3	y	y	$(a * (b+c))$
4		$(b+c)$	$(b+c)$

MEMORY

1/1

EXECUTION of $y := a * (b+c)$ IN THREE ADDRESS MACHINE.

	INITIAL	PUSH A _y	PUSH a	PUSH b	PUSH c	+	*	POP
0	a	a	a	a	a	a	a	a
1	b	b	b	b	b	b	b	b
2	c	c	c	c	c	c	c	c
3	y	y	y	y	y	y	y	$(a * (b+c))$
4					b			
5				a	a	a		
6		3	3	3	3	3	3	

MEMORY

	A	SP	NPV
	3	7	
	8	7	8

EXECUTION of $y := (a * (b+c))$ IN STACK MACHINE.

(cf slides 15 & 16)

1/1

ALGORITHM of PROGRAMME

KNOWS DATA AS

- NAMED VARIABLES.

e.g. a, b, c, y .

- WORKING VARIABLES.

- 3-Address $\Rightarrow$ EXPLICIT

- STACK SPACE IMPLICIT.

ADDRESS

0
1
2
3
4
5
6
7

a
b
c
y

SPACE IN
MEMORY
FOR DATA.

PROGRAMME REFERS TO DATA OBJECT
BY ITS ADDRESS IN MEMORY

THE PROGRAMME

IS LAID DOWN IN MEMORY
IN CONSECUTIVE MEMORY LOCATIONS.

ADDRESS

0	PUSH Ay
1	PUSH a
2	PUSH b
3	PUSH c
4	+
5	*
6	POP
7	RETURN

SPACE IN
MEMORY
FOR PROGRAMME
[Sub-ROUTINE for
 $y := (a * (b + c))$ on
STACK M/C]

NAMED VARIABLES MUST BE REPLACED BY
EXPLICIT ADDRESS VALUES

e.g. PUSH Ay $\rightarrow$ PUSH 3
PUSH a $\rightarrow$ PUSH M₀
PUSH b $\rightarrow$ PUSH M₁
etc.

N.B. THE PROGRAMME CANNOT BE LOCATED
IN MEMORY LOCATIONS 0 $\rightarrow$ 3!!

LOCATION of DATA & PROGRAMME.

WHEN DESIGNING A PROGRAMME IT IS


CONVENIENT [ESSENTIAL]

TO ASSUME AN


ABSTRACT MEMORY SPACE

FOR

- DATA
- PROGRAMME




THESE SPACES ARE THEN
LOCATED IN REAL MEMORY



-5-

SEGMENTATION of REAL MEMORY



ABSTRACT DATA

ADDRESS + 0 =

REAL DATA ADDRESS

0 ABSTRACT ADDRESS


ABSTRACT DATA

ADDRESS + N/2 =

REAL DATA ADDRESS

1 ABSTRACT ADDRESS


↑
CONCATENATION.



EQUAL SEGMENTS CAN BE MANAGED BY
CONCATENATION.

-6-

GENERAL SEGMENTATION.



$$\text{REAL ADDRESS} = \text{BASE ADDRESS} + \text{ABSTRACT ADDRESS.}$$


$$(\text{BASE REGISTER}) + \text{LITERAL} \equiv \text{DIRECT}$$

$$(\text{BASE REGISTER}) + (\text{GENERAL REGISTER}) \equiv \text{INDIRECT}$$

c.f. 8086
68000
2-8000.

(SLIDES 8, 12 & 16).
also SLIDES 21 → 25.

PROCESSOR - MEMORY PAIR



1. CLOSED SYSTEM EQUIVALENT TO
A FINITE STATE MACHINE

$$S := f(S)$$

S ::= STATE VECTOR

State Transition occurs during an
Instruction Cycle

$$S ::= \langle P_s \rangle \langle M_p \rangle$$

P_s ::= PROCESSOR STATE [SLIDE 35]

eg PC, A, B, IX


M_p ::= MEMORY STATE.

eg RAM, ROM, I/O Interface.

2. INFORMATION OBJECTS

- INSTRUCTIONS P ← M
- DATA OPERANDS P ← M
- RESULTS P → M


INSTRUCTION CYCLE.



CLOCK MEASURES
TIME FOR A CYCLE.

cf slide 39

-9-



OCCUPANCY of ABSTRACT MEMORY SPACE.

IMAGE MEMORY

- STATIC OUTPUT
 - LAMPS
 - COMMAND REGISTER
 - OUTPUT DATA REGISTER
 - STATIC INPUT
 - SWITCHES
 - STATUS REGISTER
 - INPUT DATA REGISTER.
 - DYNAMIC INPUT
 - INTERRUPT FLAG.
- (CRISIS TIME)


OCCUPANCY of REAL IMAGE MEMORY.

-10-


CRISIS TIME.

TIME PERIOD FOLLOWING
AN EVENT [Signalled by an Interrupt]
DURING WHICH AN ACTION IS REQUIRED.

REGULAR OCCURANCES.



INFREQUENT OCCURANCES.



POLLING.

PROGRAMME DESIGNED TO
PAUSE AT REGULAR INTERVALS,
DURING EACH PAUSE

- EXAMINE INTERRUPT FLAG
- ACT ACCORDING TO STATE of INTERRUPT FLAG.

PROGRAMMER PLANS
a priori

WHEN THE PAUSE OCCURS,
PROGRAMMER IS IN CONTROL OF EVENTS.


AUTOMATIC POLLING.

PROCESSOR IS DESIGNED TO
EXAMINE INTERRUPT FLAG
DURING EACH INSTRUCTION CYCLE

- IF SET FORCE A PAUSE
- IF NOSET CONTINUE

PROGRAMME IS MADE TO PAUSE
a posteriori.

PROGRAMMER IS NOT IN CONTROL.



PROCESSOR - MEMORY PAIR

COMPRISE A SEQUENTIAL DOMAIN.


THE SEQUENCE IS MEASURED BY A CLOCK.

A SECOND SEQUENTIAL DOMAIN EXISTS WITH ITS OWN CLOCK.

THESE CONCURRENT
SEQUENTIAL DOMAINS



ARE SYNCHRONISED
BY MEANS OF THE INTERRUPT

CO-OPERATION BETWEEN THEM
MANAGED BY
PROGRAMME EXECUTED IN
PROCESSOR MEMORY PAIR.



S ::= SWITCH (SUCH AS A BUS)

TO ALLOW CONSTRUCTION OF
PROCESSOR - MEMORY INTERCONNECT.



SWITCH ALSO ROUTES DATA BETWEEN
MEMORY $\leftrightarrow$ EXTERNAL REGISTER
& ADDRESS FROM
DMA CONTROLLER $\rightarrow$ MEMORY.

REFERENCES

1. ASPINALL, D. & DAGLESS, E.L. (editors)
Introduction to MICROPROCESSORS
PITMAN LONDON U.K.
(1977)
2. DAGLESS, E.L. & ASPINALL, D. (editors)
Introduction to MICROCOMPUTERS
PITMAN, LONDON U.K.
(1981)
3. ASPINALL, D. (editor)
The MICROPROCESSOR & its Application
Cambridge University Press
Cambridge U.K.
(1978)
4. Flynn, M.S., (editor)
Microcomputer System Design
Springer Verlag (1981)
(Properties of Instruction Set Processor
by D. ASPINALL)
5. BELL C.G. et.al. (editors)
COMPUTER ENGINEERING
DIGITAL PRESS
Bedford Mass, USA (1978).