



INTERNATIONAL ATOMIC ENERGY AGENCY
UNITED NATIONS EDUCATIONAL, SCIENTIFIC AND CULTURAL ORGANIZATION



INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS
34100 TRIESTE (ITALY) - P.O. B. 586 - MIRAMARE - STRADA COSTIERA 11 - TELEPHONES: 224281/2/3/4/5 0
CABLE: CENTRATOM - TELEX 460392-I

SMR/90 - 31

COLLEGE ON MICROPROCESSORS:

TECHNOLOGY AND APPLICATIONS IN PHYSICS

7 September - 2 October 1981

DESK-TOP COMPUTERS AND FLOATING-POINT PROCESSORS

C. VERKEND

DD Division

CERN

1211 Geneva 23

Switzerland

These are preliminary lecture notes, intended only for distribution to participants. Missing or extra copies are available from Room 230.




Figure 1: Schematic diagram of a multi-stage amplifier circuit.

DESK-TOP COMPUTERS AND FLOATING-POINT PROCESSORS.

DESK-TOP COMPUTERS?

EQUIVALENT TO: HOBBY
HOME } COMPUTERS
PERSONAL }

FLOATING-POINT PROCESSORS?

EQUIVALENT TO: SCIENTIFIC CALCULATIONS
"NUMBER CRUNCHERS"

IT IS USEFUL TO INVESTIGATE THESE TOPICS,
FIND OUT IF THESE DEVICES MAY HELP TO
SOLVE YOUR PROBLEMS IN PHYSICS:

- DATA ACQUISITION AND RECORDING
- MONITORING
- CONTROL
- ANALYSIS OF EXPERIMENTAL DATA.

WARNINGS: THESE LECTURES DO NOT
PROVIDE:

- GENERAL SOLUTIONS TO PROBLEMS
- RECIPES
- CATALOGUE OF PRODUCTS

DISJOINT SET OF TOPICS:

- FLOATING-POINT CALCULATIONS
- ARITHMETIC CHIPS
- EXAMPLES
- FAST MULTIPLIER CHIPS
- HOME COMPUTERS:
 - CHARACTERISTICS
 - LANGUAGES
 - OPERATING SYSTEMS
- EXTENSIONS TO HOME COMPUTERS
 - HARDWARE
 - SOFTWARE
- PERSONAL COMPUTERS FOR PROFESSIONALS.
 - PRINCIPLE
 - EXAMPLES: ALTO, APOLLO, LILITH
 - LOCAL AREA NETWORK

BUY OR BUILD?

ADVANTAGES OF BUILDING:

- CHEAP (IN COMPONENTS)
- SYSTEM CAN BE OPTIMIZED
- EDUCATIONAL
- GREAT FUN

DISADVANTAGES:

- SOFTWARE EFFORT WILL BE LARGE
- SAME FOR DOCUMENTATION
- RISK OF A ONE-OFF PRODUCT
(VERY SPECIAL PURPOSE, NOT ADAPTABLE)
- TOOLS MAY BE EXPENSIVE
- IT WILL TAKE MUCH TIME, SO
TOTAL COST MAY BE HIGH
- MAY BE FRUSTRATING IN THE END

THE ANSWER TO THE PROBLEM WILL DEPEND ON LOCAL CIRCUMSTANCES:

- RELATIVE WEIGHT OF THE ARGUMENTS
- AVAILABILITY OF EQUIPMENT
- AVAILABILITY OF EXPERTISE
- TEACHING REQUIREMENTS

REQUIREMENT SPECIFICATION IS IMPORTANT

CAN WE TURN A MICROPROCESSOR INTO A NUMBER CRUNCHER?

DIFFICULT:

- LIMITED PRECISION

8-BIT: 0 TO 255, OR -128 TO 127
16-BIT: 0 TO 65536, OR
-32768 TO 32767

MULTIPLE PRECISION NECESSARY

- MICROPROCESSORS CANNOT MULTIPLY

NEED FOR EITHER A HARDWARE
EXTENSION OR SOFTWARE ROUTINES

- MICROPROCESSORS ARE TOO SLOW

INHERENT SPEED IS FINE, BUT
THE FIRST TWO LIMITATIONS MAKE
THEM SLOW FOR NUMERICAL
CALCULATIONS

MULTIPLICATION.

DECIMAL:

$$\begin{array}{r}
 325 \\
 647 \times \\
 \hline
 2275 \\
 1300. \\
 1950.. \\
 \hline
 210275
 \end{array}$$

NOTE:

- TABLES OF MULTIPLICATION
- SHIFT AND ADD
- RESULT HAS MANY DIGITS

BINARY:

1) UNSIGNED

• TABLE OF MULTIPLICATION:

$0 \times 0 = 0$
 $0 \times 1 = 0$
 $1 \times 0 = 0$
 $1 \times 1 = 1$

THE SAME AS
THE BOOLEAN
AND FUNCTION

$$\begin{array}{r}
 1011 \\
 1100 \times \\
 \hline
 0000 \\
 0000. \\
 1011.. \\
 1011... \\
 \hline
 10000100
 \end{array}$$

-5-

$$\begin{array}{r}
 11 \\
 12 \times \\
 \hline
 22 \\
 11. \\
 \hline
 132
 \end{array}$$

$10000100 = 8 \times 16 + 4 = 128 + 4 = 132$

• SHIFT AND ADD:

- RESET RESULT TO ZERO
- SHIFT MULTIPLIER RIGHT (1 BIT)
- INSPECT THE MULTIPLIER BIT JUST SHIFTED OUT.


IF IT IS A 1

THEN ADD THE (SHIFTED)
MULTPLICAND TO THE RESULT


ELSE ADD ZERO TO RESULT
(OR DO NOTHING)

- SHIFT THE MULTPLICAND LEFT (1 BIT)
- REPEAT AS MANY TIMES AS THERE ARE BITS IN THE MULTIPLIER

MULTPLICAND



MULTIPLIER



• DOUBLE PRECISION:

			cycles
ADD:	ADD B	MCAND _{LOW}	4
	ADC A	MCAND _{HIGH}	4
LEFT SHIFT:	ROL	MCAND _{LOW}	6
	ROL	MCAND _{HIGH}	6

CAREFUL WITH THE CARRY!

BODY OF THE LOOP TAKES ≈ 30 CYCLES. -
 THUS 8×8 BIT MULTIPLICATION WILL TAKE
 $\approx 8 \times 30 \times 1 \mu s = 240 \mu s$

16×16 BIT IS MUCH WORSE, BECAUSE
 INTERMEDIATE RESULTS CANNOT BE KEPT IN THE
 ACCUMULATORS, BUT MUST BE STORED AND PICKED
 UP THE NEXT TIME ROUND.

THIS ADDS AT LEAST $2 \times 4 \times 3 = 24$ CYCLES TO
 THE BODY OF THE LOOP, FOR THE ADDITIONS.
 FOR THE SHIFTS THE SAME!

$\approx 16 \times 100 \times 1 \mu s = 1600 \mu s$ FOR 16×16 BIT!

2) SIGNED MULTIPLICATION.

- 2's COMPLEMENT REPRESENTATION AVOIDS
 THE NEED FOR A SUBTRACTOR, DISTINCT
 FROM THE ADDER.

MULTIPLICATION CAN BE DONE IN 2's -
 COMPLEMENT, BUT IS MESSY.

$$\text{VALUE} = -B_{n-1} \cdot 2^{n-1} + \sum_{k=0}^{n-2} B_k \cdot 2^k = a + b$$

$$(a+b)(c+d) = ac + ad + bc + bd$$

SIGN THESE TERMS WHICH
 MAY HAVE TO
 BE SUBTRACTED

-7- - MULTIPLICATION OF SIGNED INTEGERS IS
 STRAIGHTFORWARD IF SIGN-MAGNITUDE
 REPRESENTATION IS USED

DIVISION.

IN PRINCIPLE BASED ON
 SHIFT AND SUBTRACT
 ALGORITHMS. DETAILS ARE COMPLICATED AND
 MESSY.

FLOATING-POINT REPRESENTATION.


EXTENDS THE RANGE OF NUMBERS THAT
 CAN BE REPRESENTED, NOT THEIR PRECISION.

EQUIVALENT TO SCIENTIFIC NOTATION:

$$1.38 \times 10^6 ; -0.7391 \times 10^{-13}$$

IN BINARY:

$$(-1)^S \times \text{MANTISSA} \times 2^{\text{EXP}}$$



THIS IS THE GENERAL FORMAT.

THERE ARE AT LEAST AS MANY DETAILED
 FORMATS AS THERE ARE TYPES OF COMPUTERS
 (SINGLE AND DOUBLE PRECISION!).

IN GENERAL: $0-127$
 $-64 \rightarrow +63$

EXP = TRUE EXPONENT + BIAS


-8- THIS MAKES IT POSSIBLE TO HAVE NEGATIVE
 EXPONENT AND TO REPRESENT NUMBERS < 1

SOME IDIOSYNCHRASIES:

- S TOGETHER WITH MANTISSA MAY BE:
 - SIGN AND MAGNITUDE
 - 2's COMPLEMENT
 - 1's COMPLEMENT
- MANTISSA MAY BE
 - INTEGER (BINARY POINT AT THE RIGHT OF THE WORD)
 - FRACTION (BINARY POINT AT THE LEFT OF THE MANTISSA)
(A FRACTION = $B_{23} \cdot 2^{-1} + B_{22} \cdot 2^{-2} + \dots + B_0 \cdot 2^{-24}$)
- MANTISSA MAY BE
 - NORMALIZED (MSB = MOST SIGNIFICANT BIT = 1)
 - UNNORMALIZED
- EXPONENT MAY BE
 - BIASED
 - 2's COMPLEMENT NUMBER
 - 1's COMPLEMENT NUMBER
- EXPONENT MAY BE THE POWER TO WHICH YOU SHOULD RAISE
 - 2
 - 16 (IBM 370 SERIES!)
- NUMBER OF BITS IN THE FIELDS DIFFERS FROM MACHINE TO MACHINE

WHAT A MESS!

RANGE AND PRECISION



MACHINE	E	RANGE	M	RELATIVE PRECISION
DP11, VAX INGLE PREC.	0.29×10^{-38}	1.7×10^{38}	2^{-24}	
DP11, VAX DOUBLE PREC.	0.29×10^{-38}	1.7×10^{38}	2^{-56}	
BM 370 SHORT	5.4×10^{-79}	7.2×10^{75}	2^{-24}	
BM 370 LONG	5.4×10^{-79}	7.2×10^{75}	2^{-56}	
INTEL 8087 SHORT	1.2×10^{-38}	3.4×10^{38}	2^{-24}	
INTEL 8087 LONG	2.2×10^{-308}	1.8×10^{308}	2^{-53}	

THE ADVANTAGE OF FLOATING-POINT CALCULATIONS IS THAT YOU DO NOT HAVE TO WORRY ANYMORE ABOUT THE SIZE OF THE NUMBERS AND THE CONCEPTUAL POSITION OF THE BINARY POINT.

FLOATING-POINT OPERATIONS

$$V_1 = (-1)^{S_1} \cdot M_1 \cdot 2^{E_1}$$

$$V_2 = (-1)^{S_2} \cdot M_2 \cdot 2^{E_2}$$

THEN MULTIPLICATION:

$$V_1 \times V_2 = (-1)^{S_1+S_2} \cdot (M_1 \times M_2) \cdot 2^{(E_1+E_2)}$$

THUS: RESULT HAS

$$S_R = (S_1 + S_2) \text{ MODULO } 2 \quad (1+1 \rightarrow 0)$$

$$M_R = M_1 \times M_2$$

$$E_R = E_1 + E_2$$

(IF E = TRUE EXPONENT + BIAS,

THEN $E_R = E_1 + E_2 - \text{BIAS}$)

DIVISION IS SIMILAR.

ADDITION CANNOT BE DONE WITHOUT A PRELIMINARY RENORMALIZATION WHICH MAKES THE TWO EXPONENTS EQUAL.

SUPPOSE $E_1 = E_2 + K > E_2$

THEN:

$$V_2 = (-1)^{S_2} \cdot (M_2 \times 2^{-K}) \cdot 2^{E_2+K}$$

BEFORE PERFORMING THE ADDITION, YOU MUST FOR THE NUMBER WITH THE SMALLER EXPONENT:

(i) SHIFT MANTISSA RIGHT

(ii) ADD ONE TO EXPONENT

(iii) REPEAT UNTIL EXPONENTS EQUAL

FLOATING-POINT ATTACHMENTS.

A FLOATING-POINT UNIT IS COMPLICATED.

ON THE MARKET: Am 9511A

Am 9512

INTEL 8087

Am 9511A IS CALLED AN ARITHMETIC PROCESSING UNIT (APU).

IT DOES SEVERAL THINGS:

- FIXED-POINT ARITHMETIC ON 16 OR 32 BIT (ADD, SUBTRACT, MULTIPLY, DIVIDE).
- FLOATING-POINT ARITHMETIC ON 32-BIT
- TRIGONOMETRIC FUNCTIONS: SIN, COS, TAN, ARCSIN, ARCCOS, ARCTAN.
- EXPONENTIALS AND LOGARITHMS: LN , e^x , $\text{LOG}_{10} X$, X^Y .
- CONVERSION FL-PT $\rightleftharpoons$ FIX. PT

• IT IS AN INTERNALLY MICROPROGRAMMED STACK COMPUTER.

• DATA IS EXCHANGED ONE BYTE AT A TIME, AND PUT ON, OR TAKEN FROM TOP OF STACK.

• COMMANDS ARE 1 BYTE.






Figure 1. Arithmetic Processing Unit Block Diagram.




STACK

ung


INITIAL STATE




AFTER INPUT OF
1ST 4 BYTES.
B1 IS LSB AND
ENTERED FIRST



AFTER INPUT OF
TWO MORE 32-BIT
OPERANDS




AFTER COMPLETION
OF FIRST OPERATION
R1 IS LSB.




$$P = b * c$$

$$S = a + d$$


AS BEFORE, READY
FOR READING.
R4 WILL BE READ
FIRST




AFTER READING
THE RESULT



AFTER INPUT OF
A NEW OPERAND




A NEW RESULT HAS
BEEN OBTAINED



$$P = b * c$$

$$S = a + d$$

DATA FORMAT:



SIGN $0.5 \leq \text{MAGNITUDE} < \approx 0.9999999$

RANGE: 2.71×10^{-20} TO 9.22×10^{18}

STATUS WORD:

MSB	7	BUSY	
	6	TOS < ϕ	
	5	TOS = 0	
	4	} ERROR	01 NEGATIVE ARGUMENT
	3		10 ZERO DIVISOR
	2		11 ARGUMENT TOO LARGE
	2	UNDERFLOW	
	1	OVERFLOW	
LSB	0	CARRY OR BORROW	

COMMAND WORD:

MSB	7	} SERVICE REQUEST:	ϕ SVREQ WILL REMAIN LOW
	6		1 SVREQ HIGH AT END OF OP.
	5	} DATA FORMAT:	$\phi\phi$: 32-BIT FL. PT.
	4		$\phi 1$: 32-BIT FIXED PT.
	3		1 ϕ : UNDEFINED
	2		11 : 16-BIT FIXED PT.
	3	} OPERATION CODE	
	2		
	1		

-17-

OPERATION:

- LOAD DATA, STARTING WITH LEAST SIGNIFICANT BYTE OF FIRST OPERAND
- LOAD COMMAND
- 9511 EXECUTES REQUESTED OPERATION
- READ RESULT

THIS IS BEST DONE BY A SUBROUTINE.

PARAMETERS TO BE PASSED:

- ADDRESS OR VALUES OF OPERANDS
- AN INTEGER REPRESENTING THE OPERATION CODE. THERE ARE TWO WAYS OF DOING THIS:
 - THE INTEGER = OPERATION CODE
 - INTEGER = PARAMETER FOR A CASE STATEMENT IN THE SUBROUTINE.
- POSSIBLY A PARAMETER SPECIFYING DATA FORMAT

WHAT IS THE SUBROUTINE GOING TO DO WHEN 9511 IS BUSY?

POSSIBILITIES:

- READ STATUS AND CHECK BUSY BIT. SLOWS DOWN THE APU.
- HAVE THE MICROPROCESSOR SUSPEND EXECUTION (USE PAUSE FOR THIS)
- GO AND DO SOMETHING ELSE, UNTIL INTERRUPT. (USE END SIGNAL TO GENERATE IT)
- EXECUTE WAI INSTRUCTION (6800)

-18-

PERFORMANCE:

OPERATION	TIME (μ s)
SADD	8
SSUB	13
SMUL	41
SDIV	43
DADD	10
DSUB	19
DMUL	69
DDIV	69
FADD	28-168
FSUB	35-169
FMUL	57
FDIV	57

OPERATION	TIME (μ s)
SIN	1882
COS	1856
TAN	2408
ARC SIN	3038
ARC COS	3151
ARC TAN	2492
LN	1908
e^x	1955
$\log_{10}$	1968
x^x	3863

Am 9512:

- FLOATING-POINT ARITHMETIC ONLY
- COMPATIBLE WITH PROPOSED STANDARD
- SINGLE (32-BIT) AND DOUBLE (64-BIT) PRECISION


PERFORMANCE OF 9512:

- FOR 32-BIT $\approx$ 9511
- FOR 64-BIT:

ADD	276 - 1235 μ s
SUB	253 - 1478 μ s
MUL	768 - 863 μ s
DIV	2043 - 2319 μ s

COMPARE
WITH C1760

PROPOSED STANDARD:



$$\text{VALUE} = (-1)^S \times 2^{\{E - (2^7 - 1)\}} \times (1.M)$$

INTEL 8087

- COPROCESSOR FOR THE 8086
- STACK COMPUTER
- CAN ALSO ACCESS MEMORY
- CAN ACCESS OTHER STACK ELEMENTS
- INTERNAL 80-BIT FORMAT (TEMPORARY REAL)
- INTEGERS: 16, 32 AND 64-BIT
- FLOATING POINT: 32, 64 AND 80-BIT
- PACKED DECIMAL (80 BITS, 18 DIGITS AND SIGN)
- SUBTRACT AND SUBTRACT REVERSE
- SAME FOR DIVIDE.
- COMPARE INSTRUCTIONS
- SCALE, DECOMPOSE, NEGATE, ABSOLUTE VALUE
- SQRT, TAN, ARCTAN, EXPONENTIAL, LOGARITHM.
- ON-CHIP EXCEPTION HANDLING

PERFORMANCE:

COMPARE	6	μ s
ADD (MAGNITUDE)	10	μ s
SUBTRACT (MAGNITUDE)	16	μ s
MULTIPLY	MAX. 24	μ s (16 FOR SHORT REAL)
DIVIDE	38	μ s
SQUARE ROOT	38	μ s

A VERY HIGH PERFORMANCE FLOATING-POINT PROCESSOR!

AN EXAMPLE FROM HIGH-ENERGY PHYSICS.

AT BROOKHAVEN NATIONAL LABORATORY AN EXPERIMENTAL PROCESSOR WAS BUILT TO RUN PATTERN RECOGNITION CODE FOR EVENTS IN THE MULTIPARTICLE SPECTROMETER.

IT CONSISTED OF MOTOROLA 68000 AND AM 9511

A FORTRAN COMPILER WAS DEVELOPED FOR THE 68000, AS IT WAS EXPECTED THAT HUNDREDS OF KILOBYTES OF EXISTING FORTRAN PROGRAMS WOULD RUN ON THE PROCESSOR.

PERFORMANCE MEASUREMENTS WERE MADE USING A PARTICULAR ROUTINE.

THE RESULTS WERE EXTRAPOLATED TO

A 8 MHZ 68000 (INSTEAD OF 4 MHZ)
A MC16081 (INSTEAD OF 9511)

THE END RESULT:

SUCH A COMBINATION OF A POWERFUL ALU, A MICROPROCESSOR AND A FLOATING-POINT ATTACHMENT HAS THE POWER OF

$\approx 1/30$ OF A CDC 7600.

$\approx 1/1$ OF A PDP10 (KA10)

THESE FLOATING-POINT ATTACHMENTS SHOULD NOT BE CONFOUNDED WITH

FAST MULTIPLIER CHIPS.

THERE ARE SEVERAL ON THE MARKET:

- Am 25505 (4x2, 76 ns) } TO BE PUT IN
- MC 10183 (4x2, 50 ns) } ARRAYS


- TRW 8 H7 (8x8, 65 ns) 2's COMPL.
- TRW 8 H U7 (8x8, 45 ns) UNSIGNED MAGNITUDE
- TRW 12 H7 (12x12, 80 ns) 2's COMPL + UNS. MAGN.
- TRW 16 H7 (16x16, 100 ns) 2's COMPL + UNS. MAGN.
- Am 25557 (8x8, 45 ns) " "
- MMI 67558 (8x8, 80-100 ns) " "
- MC 10901 (8x8, 19 ns) " "

- MMI 67516 (16x16, 800 ns) } 2's COMPLEMENT
- Am 25LS2516 (8x8, 400 ns) } BUS ORIENTED
- 74F559 (8x8, 320 ns)
- SBP 9708 (8x8, 275 ns)

THESE CHIPS ARE INTENDED FOR CONSTRUCTION OF FAST ARITHMETIC UNITS, AS NEEDED IN SIGNAL PROCESSING (FFT, CORRELATORS, FILTERS)

THE LAST GROUP CAN BE ATTACHED TO MICROPROCESSORS, BUT WITH CONSIDERABLE HARDWARE EFFORT.

THEY DO FIXED-POINT ONLY.



BERNSTEIN ET AL., A MICROPROCESSOR-BASED SINGLE BOARD COMPUTER FOR HIGH ENERGY PHYSICS EVENT PATTERN RECOGNITION, IN "PROC. TOPICAL CONF. APPLICATION MICROPROCESSOR TO HEP EXPERIMENTS, MAY 1981, GENEVA; CERN 84-07. pp 479-487

A FEW REFERENCES:

- AM 9511 APU DATA SHEET, ADVANCED MICRO DEVICES INC, MARCH 1978

- R.O. PARKER, J.H. KROEGER, ALGORITHM DETAILS FOR THE AM 9511, PUBLICATION AM-PUB072, AMD INC. 1978

- SEVERAL ARTICLES IN:

• COMPUTER DESIGN:

• APRIL 1981 (CROSON ET AL.)

• JUNE 1979 (GERBERICH ET AL.)

• JULY 1980 (B.K. GUPTA)

• BYTE: 1(13), 1976, pp 26-33 (G.R. SCOTT)

• ELECTRONICS: 48, 1977, p. 113 (D.J. GUST)

ON THE INTEL 8087:

- J.F. PALMER, THE INTEL 8087 NUMERIC DATA PROCESSOR, IN PROC. NAT. COMP. CONF, 1980, p. 887

- ? , ? IN PROC. 7TH INTERNAT. SYMPOSIUM ON COMPUTER ARCHITECTURE, LA BAULE, FRANCE, MAY 1980. PUBLISHED BY ACM AND IEEE

- ON THE TRIAL 68000 + 9511 THERE IS AN ARTICLE IN PROC. TOPICAL CONF. ON APPLICATIONS OF MICROPROCESSORS TO HIGH-ENERGY PHYSICS EXPERIMENTS, GENEVA, MAY 1981. CERN 81-07

- FAST MULTIPLIER: ELECTRONIC DESIGN NEWS, APRIL 1981

PERSONAL COMPUTERS.

HARD TO DEFINE PRECISELY, BUT THEY ARE

- CHEAP (BASE PRICE < \$2500)

- PROVIDED WITH SUFFICIENT

• SOFTWARE

• DOCUMENTATION

SO THAT A LAYMAN MAY RAPIDLY PROFIT FROM ITS USE.

- GENERALLY SOLD IN "COMPUTER STORES" OR EVEN IN DEPARTMENT STORES.

TYPICALLY:

• GENERAL-PURPOSE

• STAND-ALONE

• MICROPROCESSOR-BASED

• CONVERSATIONAL INTERACTION WITH USER.

THE MICROPROCESSOR IS IN MOST CASES A ZILOG Z80, MOTOROLA 6800 OR A MOS-TECHNOLOGY 6502. ALL 8-BIT

MEMORY SIZE (RAM) RANGES FROM 4 KBYTES TO 64 KBYTES.

SYSTEM IS USUALLY SUPPLIED WITH A KEYBOARD.

PERIPHERALS THAT CAN BE EASILY ATTACHED:

- B/W TV MONITOR (SUPPLIED OR YOUR OWN)

- CASSETTE TAPE DRIVE

- 5 1/4 OR 8-INCH DISKETTE (FLOPPY DISK)

THERE IS NO MONOPOLY FOR HOME COMPUTERS, WHILE THE MARKET IS ENORMOUS. HUNDREDS (THOUSANDS?) OF SMALL FIRMS ARE ACTIVE IN THE FIELD.

ADVANTAGES FOR THE USER:

- HE CAN BUY CHEAPLY A WIDE RANGE OF COMPONENTS AND HARDWARE EXTENSIONS.
- HE CAN OBTAIN CHEAPLY MANY SOFTWARE PACKAGES.

FIRST HOBBY COMPUTER WAS ALTAIR 8800 (1975, MITS Inc., \$400 IN KIT FORM)

THE ONES SELLING BEST:		AT END 1979
RADIO SHACK'S	TRS-80	150 000
COMMODORE	PET AND CPM	105 000
APPLE	APPLE II AND II PLUS	65 000
215 OTHERS		80 000
		400 000

LA REPUBBLICA 18 SEPTEMBER 1981:

TRS-80	31 %
COMMODORE	20.8 %
HOWLETT-PACKARD	20 %
IBM	5.3 %
APPLE	2.0 %

APPLICATIONS

- HOME/HOBBY COMPUTING

GAMES

MUSIC

TELEPHONE ANSWERING, DIALING

ENVIRONMENT/HOME APPLIANCE CONTROL

BUDGETING, INVESTMENT ANALYSIS

PERSONAL RECORDS, DIARIES

RECIPES

WORD PROCESSING

- EDUCATION

COMPUTER-ASSISTED INSTRUCTION (CAI)

- PROFESSIONAL AND BUSINESS

BUDGETING

GENERAL LEDGER

TAX/PAYROLL ACCOUNTING

PERSONAL RECORDS

FILING

CALENDARS

REPORT PREPARATION

WORD PROCESSING

ELECTRONIC MAIL

CLEAR TREND TO MOVE FROM FRIVOLOUS TO MORE SERIOUS APPLICATIONS. THIS IS SHOWN BY THE SYSTEMS CONFIGURATIONS AND SOFTWARE PACKAGES OFFERED.

INNOVATIONS

- PRICE/PERFORMANCE
- MARKETING, DISTRIBUTION AND MAINTENANCE
- DOCUMENTATION
- PERIPHERALS (VDU, FLOPPIES, PRINTERS)
- LANGUAGES
- OPERATING SYSTEMS FOR SMALL CONFIGURATIONS
- USE OF GRAPHICS
- EDITORS
- DATA COMMUNICATIONS

PROBLEMS MANUFACTURERS ARE FACING:

- INFORMATION FOR THE POTENTIAL CUSTOMER
- TRANSPORTABILITY OF SOFTWARE
- SOFTWARE PIRACY

TRANSPORTABILITY IS MADE DIFFICULT BY

HARDWARE DESIGN CHOICES: - MEMORY MAP (RAM/ROM)
- ADDRESSES AND CONVENTIONS FOR I/O

TO PREVENT SOFTWARE PIRACY PROTECTION MECHANISMS ARE USED:

- HARDWARE: KEYS WIRED IN THE SYSTEM
PLAs FOR ADDRESS TRANSLATION
- SOFTWARE: SCRAMBLED PROGRAMS

LANGUAGES

BASIC IS MOST WIDELY USED

PASCAL IS BECOMING VERY POPULAR

FORTRAN } DO EXIST
COBOL }

FORTH

C

BUSINESS APPLICATIONS USE MAINLY READY-MADE PACKAGES (e.g. VISICALC, CONTROLLER, CASHIER)

POPULARITY OF PASCAL IS DUE TO THE UCSD PASCAL SYSTEM.

IT IS MORE THAN A COMPILER ALONE:

COMPLETE PROGRAM DEVELOPMENT AND EXECUTION ENVIRONMENT FOR SMALL COMPUTERS.

- TEXT EDITORS
- FILE MANAGEMENT UTILITIES
- COMPILERS (PASCAL, BASIC)
- ASSEMBLER
- LINKAGE EDITOR

HIGHLY TRANSPORTABLE SYSTEM (WORKS ON ≈ 20 MINIS AND MICROS).

BASIC IS THE UCSD P-MACHINE: SIMPLE STACK COMPUTER, IMPLEMENTED IN HARDWARE OR IN FORM OF AN INTERPRETER.

EXAMPLE OF BASIC

```
10 REM SIMULATION OF BOUNCING BALL
20 DIM X(100), Y(100), Z(100), T(100)
30 PRINT "INITIAL HEIGHT OF BALL (FT)";
40 INPUT H
50 IF H=0 THEN 810
   PRINT H
```

```
160 REM INITIALIZE PARAMETERS
```

```
170
```

```
180 LET B=T(1)=X(1)=Z(1)=0
```

```
190 LET Y(1)=H
```

```
240 FOR I=1 TO 99
```

```
250   GOSUB 730
```

```
260   IF Y(I+1)>0 THEN 330
```

```
270   IF B=N THEN 360
```

```
280   LET D1=D*Y(I)/(Y(I)-Y(I+1))
```

```
290   LET Z1=-C*(Z(I)-G*D1)
```

```
330 NEXT I
```

```
340 GO TO 400
```

```
730 REM SUBROUTINE TO CALCULATE .....
```

```
760 LET T(I+1)=T(I)+D
```

```
770 LET X(I+1)=X(I)+V*D
```

```
800 RETURN
```

```
810 END
```

EXAMPLE OF PASCAL

```
VAR A,B,C,D,X1,X2: REAL; F: CHAR;
BEGIN
```

```
  D:=B*B-4*A*C
```

```
  IF D>=0 THEN
```

```
    BEGIN
```

```
      F:='R'; X1:=(-B-SQRT(D))/(2*A);
```

```
      X2:=(-B+SQRT(D))/(2*A)
```

```
    END
```

```
  ELSE
```

```
    BEGIN
```


```
      F:='C'; X1:=-D/(2*A);
```

```
      X2:=SQRT(-D)/(2*A)
```


```
    END;
```

```
END.
```


TRANSPORABILITY



LANGUAGE APPROACH



ENVIRONMENT APPROACH



OPERATING SYSTEMS

PERSONAL COMPUTERS HAVE STIMULATED THE DEVELOPMENT OF USER FRIENDLY OPERATING SYSTEMS, RUNNING ON SMALL CONFIGURATIONS.

PURPOSE OF AN OPERATING SYSTEM:

- PROVIDE FACILITIES, WHILE AT THE SAME TIME:
- HIDE LOW-LEVEL DETAILS.

ROUGHLY TWO TYPES OF OS:

- GENERAL PURPOSE
- REAL-TIME (PROCESS CONTROL)

THE SECOND ADMITS USER PROGRAMS (TASKS), INITIATED BY EXTERNAL INTERRUPTS.

TASKS OF AN OPERATING SYSTEM:

1. PROCESSOR MANAGEMENT.

- ESSENTIAL FOR MULTIPROGRAMMING SYSTEM
- MULTI-TASK (I/O AND PROCESSING!)

INTERPROCESS SYNCHRONISATION: SEMAPHORES, READ-MODIFY-WRITE AS INDIVISABLE OPERATION.

2. MEMORY MANAGEMENT.

- MEMORY ALLOCATION
- OVERLAYS (PARTS OF SAME PROGRAM IN SAME SPACE)
- CHAINING (A PROGRAM CAN CALL NEXT ONE FROM DISK)
- SEGMENTATION (PROGRAM IS CUT IN PIECES BY OS)

3. PERIPHERAL MANAGEMENT.

- DEVICE ALLOCATION
- INTERRUPT HANDLING
- DEVICE INDEPENDENT USER-INTERFACES
- DEVICE DRIVERS
- SPOOLING

4. FILE MANAGEMENT.

- FILE ALLOCATION
- PROTECTION
- DIRECTORY/CATALOG
- DRIVERS

NOT ALL OF THESE FACILITIES ARE NEEDED FOR A SINGLE USER SYSTEM.

OPERATING SYSTEMS FOR PERSONAL COMPUTERS:

(REF: ELECTRONIC DESIGN NEWS (EDN), NOV. 5, 1980)

- UCSD-PASCAL AND APPLE PASCAL

- MULTITASKING, OVERLAYS, SEGMENTATION, NAMED FILES
- PASCAL + ASSEMBLER

- CP/M 2.2 (DIGITAL RESEARCH)

- SINGLE USER, DEVICE INDEPENDENCE, SPOOLING
- ASSEMBLERS 8080, 280
- APL, BASIC, FORTH, LISP INTERPRETERS
- BASIC, FORTRAN, C, PASCAL, PL/I, COBOL COMPILERS
- XASSEMBLERS FOR 1802, 8086, 6502, 6800, 8048

- CP/NET 1.0 AND MP/M 1.1

AS CP/M +:

- MULTITASKING, MULTI-USER.

- VERSADOS FOR MOTOROLA 68000

- DOS 3.3 FOR APPLE

- SINGLE USER
- 6502 ASSEMBLER
- FLOATING-POINT AND INTEGER BASIC INTERPRETERS.

- DOS 68 OR 69

- 6800 AND 6809 MACRO-ASSEMBLERS
- BASIC AND UCSD-PASCAL INTERPRETERS
- BASIC, FORTRAN AND COBOL COMPILERS.

SEVERAL OPERATING SYSTEMS HAVE BEEN DERIVED FROM UNIX.

UNIX WAS DEVELOPED AT BELL LABORATORIES FOR PDP-11 AND SET A STANDARD FOR OPERATING SYSTEMS.

- XENIX

- SYSTEM VS. USER MODES, MULTI-TASKING, MULTI-USER
- ASSEMBLERS FOR 8086, 28000, 68000, PDP-11
- BASIC INTERPRETER
- C COMPILER

XENIX IS A LEVEL 7 UNIX OPERATING SYSTEM

- CROMIX

- SYSTEM VS USER MODES, MULTI-TASKING, MULTIUSER, MULTIPROCESSORS (?)
- 280 MACRO-ASSEMBLER
- BASIC AND LISP INTERPRETERS
- FORTRAN, COBOL COMPILERS.

WE GAINED A LOT IN USER CONVENIENCE
WITH AN OPERATING SYSTEM.

AS THE OS HIDES THE LOW LEVEL DETAILS, WE
CANNOT DO OUR SPECIAL THING WHICH NEEDS
THOSE LOW LEVELS.

SUPPOSE WE WANT TO USE A HOBBY
COMPUTER FOR OUR EXPERIMENT AND THAT
WE WANT TO MAKE USE OF THE "HIGH LEVEL"
LANGUAGE FACILITIES OFFERED.

THEN WE MUST PROVIDE TWO INTERFACES:

- BETWEEN COMPUTER AND THE HARDWARE
OF THE EXPERIMENT
- BETWEEN THE HIGH-LEVEL PROGRAM AND
THE LOW-LEVEL INTERFACE DRIVERS

FIRST OF ALL, MAKE SURE THE COMPUTER HAS
THE NECESSARY EXPANSION CAPABILITIES.

COMMODORE PET HAS AN IEEE-488 INTERFACE
(OTHER NAMES: HP-BUS, GPIB).

- CONTROL OF MEASURING INSTRUMENTS
- READING OF MEASUREMENTS

MANY MODERN INSTRUMENTS HAVE IEEE-488
-39- INTERFACES. FOR STANDARD 1981 ANSI/IEEE Std 488-
1978

APPLE HAS SLOTS AVAILABLE FOR USER
INTERFACES. THE SLOTS ARE ADDRESSABLE WITH
LOGICAL ADDRESSES.

MANY SPECIAL INTERFACE BOARDS ARE OFFERED
FOR THE APPLE.

SEE ADVERTISEMENTS IN:

- BYTE McGRAW HILL \$ 19/YR IN USA
\$ 35/YR SURFACE
\$ 43/YR AIR- EUROPE
- CREATIVE COMPUTING
- EDN
- ELECTRONICS McGRAW HILL
- ELECTRONIC DESIGN HAYDEN?
- COMPUTER DESIGN
- MICRO (IEEE COMPUTER SOCIETY)
\$ 8.00 + MEMBERSHIP DUES
\$ 23 FOR NON-MEMBERS (QUARTERLY)
- COMPUTER (IEEE COMPUTER SOCIETY)


A CAMAC INTERFACE HAS BEEN
DEVELOPED FOR THE APPLE (CAMAPPLE)
AND IS DESCRIBED IN: Proc. TOPICAL CONF. ON
APPL¹ MICROPROC¹ IN HEP EXPERIMENTS, GENEVA,
MAY 1981, CERN 81-07 (OKOZY ET AL. pp 294-302)

CAMAPPLE CONSISTS OF TWO CIRCUITS:

- GENERAL PURPOSE I/O SUBSYSTEM, HOUSED IN THE APPLE. BASED ON 6522 VIA (VERSATILE INTERFACE ADAPTOR)
- CAMAC INTERFACE, HOUSED IN A CAMAC CRATE.

CNAF IS TRANSFERRED IN 4 CYCLES, VIA THE B-PORT OF THE 6522. THE LEAST SIGNIFICANT BITS OF THE B OUTPUT IDENTIFY THE INFORMATION:

00	:	5 BITS F (B2-B6)
01	:	3 BITS C (B2-B4)
10	:	5 BITS N (B2-B6)
11	:	4 BITS A (B2-B5)



B7 STARTS A CAMAC CYCLE.

DATA IS TRANSFERRED ON THE A PORT DATA DIRECTION REGISTERS MUST BE SET BY SOFTWARE IN AGREEMENT WITH THE FUNCTION (F) PERFORMED.

F = 0-7 IS READ FROM CAMAC
F = 16-23 IS WRITE TO CAMAC.

AN I/O SUBSYSTEM ON APPLE MAY CONTAIN 256 BYTES OF MEMORY, ACCESSED BY EXECUTING PR#n (n IS SLOT NUMBER)

A PROM IN CAMAPPLE CONTAINS THE NECESSARY PROGRAM, WHICH HAS ACCESS TO THE BASIC VARIABLES F, C, N, A, D AND IR.

-41-

THE SEQUENCE

F=0
C=2
N=15
A=4
PR#3
PRINT D

WILL PRINT CONTENTS OF SUBADDRESS 4, AT STATION 15 IN CRATE 2 (LEAST SIGNIFICANT BYTE, 24 BITS CAN BE READ BY REPEATING PR#3 PRINT D 3 TIMES.

MANY VERSIONS OF BASIC CONTAINS COMMANDS:

- PEEK :

LET A = PEEK (255) -

STORES CONTENTS OF ABSOLUTE MEMORY LOCATION 255 IN VARIABLE A.

- POKE :

POKE (255, 10)

STORES 10₁₀ IN ABSOLUTE ADDRESS 255

THIS ALLOWS TO EXCHANGE ONE BYTE AT THE TIME WITH THE EXTERNAL WORLD, VIA A PIA FOR INSTANCE.

-42-

SPEED: HUNDREDS OF MICROSECONDS / BYTE.

Problem:

CAN WE TRANSMIT A BLOCK OF DATA IN
AN EXPERIMENT (WITH DMA FOR INSTANCE) AND
THEN ACCESS THE DATA FROM A HIGHER-LEVEL
LANGUAGE AS IF IT WERE AN ARRAY?

THE PROBLEM ARISES BECAUSE THE OS
STORES VARIABLES WHERE IT THINKS FIT,
NOT WHERE WE WANT THEM TO BE.

A DMA CONTROLLER THEREFORE DOES NOT KNOW WHERE TO STORE THE DATA.

CASE 1:

THE HIGH-LEVEL LANGUAGE AND OS (LOADER) PROVIDE LINKAGE TO ROUTINES WRITTEN IN ASSEMBLER. (e.g. UCSD PASCAL)

THE FOLLOWING ROUTINE WILL THEN BE ABLE
TO TRANSMIT THE STARTING ADDRESS TO A DMA
CONTROLLER:

	XDEF	BUFFER	
SETDMA	LDAA	BUFFER	AT EXECUTION
	LDX	SETDMA+1	TIME LOCATION
	STX	DMACON	SETDMA+1 AND
	⋮		SETDMA+2 WILL
			CONTAIN THE
			ABSOLUTE ADDRESS
			OF BUFFER
DMACON	EQU	CBAO	ADDRESS OF DMA
BUFFER	BSZ	500	CONTROLLER.

AT EXECUTION
TIME LOCATION
SETDMA+4 AND
SETDMA+2 WILL
CONTAIN THE
ABSOLUTE ADDRESS
OF BUFFER

ADDRESS OF DMA
CONTROLLER.

CASE 2:

THE "HIGH-LEVEL" LANGUAGE DOES NOT PROVIDE LINKAGE TO ROUTINES WRITTEN IN ASSEMBLER (E.G. BASIC INTERPRETERS).

THE SYMBOLIC NAMES FOR BASIC VARIABLES REMAIN THEN UNKNOWN TO A PROGRAM WRITTEN IN ASSEMBLER.

ACCESS TO A VARIABLE ARRAY DECLARED IN BASIC CAN THEN BE OBTAINED FROM A USER PROGRAM WITH THE HELP OF VARPTR.

AT EXECUTION OF BASIC STATEMENT

$X = \text{USR} (\text{AZ} \% (0))$

THE VARIABLE POINTER VARPTR CONTAINS THE ADDRESS OF THE FIRST ELEMENT OF THE ARRAY AZ%.

KNOWLEDGE OF THE ABSOLUTE ADDRESS OF VARPTR (e.g. 0096-97 FOR PET, 0083-84 FOR APPLE) ALLOWS THE USER PROGRAM TO ACCESS THE ARRAY. DATA MAY THEN BE READ FROM THE OUTSIDE WORLD AND STORED IN THE ARRAY FOR PROCESSING BY A BASIC PROGRAM.

WHERE TO PUT IN MEMORY THE USER PROGRAM?

- TYPE IT IN AS A REM IN THE BASIC PROGRAM.
- PUT IT IN THE ARRAY, TYPE IT IN AS DATA
- STORR IT ABOVE HIMEM.

DETAILS IN: NGUYEN NGOC HOAN, LINKING
BASIC VARIABLES TO BINARY DATA WORLD
CPN 84-07-01-000

CONCLUSION:

YOU CAN USE A PERSONAL COMPUTER FOR REASONABLY FAST TRANSFER OF DATA BLOCKS TO/FROM EXPERIMENTAL EQUIPMENT, AND THEN PROCESS THE DATA.

IT IS HOWEVER MESSY, PARTICULARLY IN THE CASE OF A BASIC INTERPRETER.

NEAT SOLUTION: THE BASIC INTERPRETER ITSELF SHOULD RECOGNIZE COMMANDS ALLOWING REASONABLE COMMUNICATION WITH EXTERNAL, NON-STANDARD DEVICES.

THIS IS DONE IN CAVIAR.

REFERENCES:

- DATAPRO REPORT ON PERSONAL COMPUTERS (JUNE 1980)
- JACK HEMENWAY, MC OPERATING SYSTEMS DIRECTORY, EDN NOVEMBER 5, 1980.
- MARK OVERGAARD, UCSD PASCAL: A PORTABLE SOFTWARE ENVIRONMENT FOR SMALL COMPUTERS, PROC. NAT. COMPUTER CONF. 1980, pp 747-754

EVOLUTION: STAND-ALONE
BATCH
TIME SHARING
↓
PERSONAL COMPUTER

WEAKNESSES OF TIME-SHARING SYSTEMS:

- ECONOMIC: PURCHASE + RUNNING COSTS HIGH.
- OPERATIONAL:
 - INDIVIDUAL PRODUCTIVITY AFFECTED BY LOAD ON THE SYSTEM.
 - HARDWARE FAILURES AFFECT ALL USERS
 - DIFFICULT TO EXPERIMENT WITH NEW SYSTEM SOFTWARE
 - DIFFICULT TO EXPERIMENT WITH HARDWARE
- TECHNICAL: NOT POSSIBLE TO ACHIEVE HIGH BANDWIDTH INPUT/OUTPUT WITH SEVERAL USERS (VIDEO OUTPUT, NON-KEYBOARD COMMUNICATIONS).

TREND TOWARDS POWERFUL PERSONAL COMPUTERS,

- WITH
- VIDEO DISPLAY
 - TABLET
 - LIGHT PEN
 - FLOPPY DISK
 - MINI HARD DISK
 - ETC.

THESE "WORKSTATIONS" ARE LINKED TOGETHER AND TO A "DATA BASE MACHINE" VIA LOCAL AREA NETWORK

SOME SYSTEMS IN USE:

- ALTO AT XEROX PARC ETHERNET

ALTO IS A POWERFUL MACHINE, BUILT FROM DISCRETE COMPONENTS. PRODUCED IN LIMITED QUANTITY FOR XEROX INTERNAL USE.

- PERQ (THREE RIVERS COMPANY) WAS (IS?)
COMMERCIALY AVAILABLE

- APOLLO DOMAIN.

DESIGNED BY PEOPLE FROM 3 RIVERS.
BASED ON 2 MOTOROLA 68000's:

- ONE FOR PROCESSING
- ONE FOR DISPLAY

- HIGH RESOLUTION RASTER SCAN GRAPHICS,
- FAST ETHERNET- OR CAMBRIDGE RING-LIKE
LOCAL AREA NETWORK
- SHARING OF EXPENSIVE RESOURCES (DISCS,
PRINTERS)

ARE ESSENTIAL INGREDIENTS OF SYSTEMS
BASED ON PERSONAL COMPUTERS FOR
PROFESSIONALS.

LILITH!

