



INTERNATIONAL ATOMIC ENERGY AGENCY
UNITED NATIONS EDUCATIONAL, SCIENTIFIC AND CULTURAL ORGANIZATION



INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS
34100 TRIESTE (ITALY) - P.O.B. 586 - MIRAMARE - STRADA COSTIERA 11 - TELEPHONES: 224281/2/3/4/5/6
CABLE: CENTRATOM - TELEX 480392-I

SMR/90 - 43

COLLEGE ON MICROPROCESSORS:

TECHNOLOGY AND APPLICATIONS IN PHYSICS

7 September - 2 October 1981

STANDARD BUSES

P. KUNZ
Stanford Linear Accelerator Center
Stanford, CA 94305
U.S.A.

These are preliminary lecture notes, intended only for distribution to participants. Missing or extra copies are available from Room 230.

A MICRO-PROCESSOR SYSTEM

- PROCESSOR(S)
- MEMORY
 - RAM
 - PROM
- INPUT/OUTPUT DEVICES

COMPUTER-LIKE


- TERMINAL
- DISK
- PRINTER
- READER
- ⋮

LABORATORY-LIKE

- ADC
- DAC
- DIGITAL INPUT REG.
- DIGITAL OUTPUT REG.
- ⋮

1.

PROCESSORS WORK ON BUSES



2.

IF

- APPLICATION IS SMALL
- AND ALL COMPONENTS ON ONE BOARD

THEN

- NO PROBLEM, USE IT, FORGET ABOUT EXTERNAL BUSES AND...
- ... GO TO LUNCH BEFORE THE LING

BUT

IF

APPLICATION IS LARGER, SO
NEED MANY BOARDS

THEN

MAYBE STANDARD BUSES IS GOOD

STAY AND LISTEN

3.

HISTORY OF STANDARD BUSES

EARLY 1970's 1st TRULY STANDARDS EMERGED

- UNIBUS FOR PROCESSOR PDP-11 FAMILY
- HP-IB FOR DESKTOP LABORATORY
- CAMAC FOR LARGE SCALE EXPERIMENTS & CONTROL

(LATER) • (S-100) FOR MICRO's

EACH OPTIMIZED FOR APPLICATION

BUS BECOMES STANDARD BY...

... COMMITTEE

... DEFAULT


1 VENDOR VERY STRONG

1 MARKET VERY STRONG

4.

BUSES: 2 FORMS OF MECHANICAL STRUCTURE

① BACKPLANE




PLUG-IN MODULES TO BUS BACKPLANE

- + MODULARITY OF FUNCTION
- + CONVENIENCE OF DESIGN
- STILL NEEDS CABLES TO PHYSICAL DEVICE
- LIMITED LENGTH

5.

BUSES: 2 FORMS OF MECHANICAL STRUCTURE

② CABLE



PLUG-IN CABLE TO PHYSICAL DEVICES

- + BUS ACCESS TO LARGE FUNCTIONAL UNITS
- + MORE SPACE FOR SPECIAL UNITS
- CABLES GET MESSY
- LENGTH INTRODUCES BUS PROBLEMS

6.

BUSES: 2 MAIN USES

USB EMPHASIZES CERTAIN CHARACTERISTICS...

① PROCESSOR BUS

- ADDRESS SPACE
- DATA PATH
- INTERRUPT
- ARBITRATION

} ALL OPTIMIZED FOR
PERFORMANCE

② LABORATORY BUS

- MECHANICS
- CABLE

} OPTIMIZED FOR
CONVENIENCE

AVAILABLE STANDARD BUSES

PROCESSOR

BACKPLANE

UNIBUS
Q-BUS
S-100 (1980 676)
MULTIBUS (1980 776)
VERIBUS
STD BUS
EUROBUS
MVBUS
:

LABORATORY


CANAL (1980 583)
FASTBUS

CABLE

UNIBUS

GP-1B (1980 487)
CANAL (1980 576, 575)
FASTBUS

SYSTEM STRUCTURE WITH BUSES



COULD BE CAVIAR

9.

FUNDAMENTAL ASPECTS OF ~~STANDARD~~ BUSES

- DATA TRANSFER
 - DEVICE SELECTION
 - DATA PATH
 - SYNCHRONIZATION
- INTERRUPTS
 - PRIORITY
 - DEVICE SELECTION
- BUS MASTERSHIP
 - PRIORITY
 - BUS EXCHANGE
- MECHANICS
- POWER

10.

MASTER - SLAVE RELATIONSHIP


MASTER

- CONTROLS BUS OPERATION
 - GENERATES ADDRESS
 - GENERATES SYNCHRONIZATION SIGNAL
 - GENERATE DATA IF WRITE
- USUALLY CPU
- MAYBE INTELLIGENT DEVICE

SLAVE

- RESPONDES TO BUS OPERATION
 - RECOGNIZES ADDRESS
 - GENERATES ACKNOWLEDGE
 - GENERATES DATA IF READ
- USUALLY MEMORY
- MAYBE DEVICE


EXAMPLE MULTIBUS READ OPERATION




- ① ADDRESS STABLE 50 ns MIN THEN MRDC $\downarrow$
- ② SLAVE RESPONDS NO MIN, BUT XACK NO SOONER THAN DATA
- ③ MASTER REMOVES MRDC NO MIN.
- ④ MASTER REMOVES ADDR 80 ns MIN. LATER
- ⑤ SLAVE REMOVES DATA & XACK 65 ns MAX LATER

MULTIBUS READ SEEN FROM BOTH ENDS

SEEN AT MASTER:



SEEN AT SLAVE:



ASYNCHRONOUS - HANDSHAKE BUSES

+1A

- MOST STANDARD BUSES
- ALLOWS DIFFERENT SPEED DEVICES
- ON CABLE ALLOWS VARIABLE LENGTH
- VERIFIES ADDRESS EXISTS

- SLOWER
 - TIME WASTED TO GET OFF BUS
 - TIME WASTED DURING ACCESS
- HANG-UP IF NO ACKNOWLEDGE

VARIATIONS ON BASIC READ/WRITE OPERATION

MULTIBUS

GOOD FOR 8080, 8086 STYLE MICRO

MRDC	MEMORY READ & STROBE
MWTC	MEMORY WRITE & STROBE
IORC	I/O READ & STROBE
IOWC	I/O WRITE & STROBE

UNIBUS

GOOD FOR 6800, LSI-11 STYLE MICRO

C1 = 0 READ
= 1 WRITE

MSYNC STROBE

ADDRESSES	000 000 ₂ - 757 777 ₂	MEMORY
	760 000 ₂ - 777 777 ₂	I/O

WORD/BYTE ADDRESSING

2 STYLES OF PROCESSORS

8080 / Z80

6800 / 6502

6801 / 8086


Z8000 / 68000

LEAST SIGNIFICANT BYTE @ A (even)

MOST SIGNIFICANT BYTE @ A (even)

MOST SIGNIFICANT BYTE @ A+1 (odd)


LEAST SIGNIFICANT BYTE @ A+1 (odd)




WORD/BYTE ADDRESSING

2 STYLES OF BUSSING

UNIBUS, Q-BUS



MULTIBUS



SO TRANSITION 8bits to 16bits COULD BE HARD
17.

BUS MASTERSHIP

IF (1 CPU) THEN NO PROBLEM

MASTER ASSERTS

- ADDRESS LINES
- MOST CONTROL & TIMING
- DATA LINES FOR WRITE COMMANDS

SLAVE DEVICES

- ACKNOWLEDGE LINE(S)
- DATA LINES FOR READ COMMANDS

OTHER MASTERS

- DMA [Direct Memory Access] DEVICE
 - DISK
 - PRINTER
 - USER DATA INTERFACE
- 2ND CPU
- INTERRUPTS (SOME BUSES)

WHAT'S NEEDED FOR BUS MASTERSHIP RESOLUTION

SOMETIMES CALLED

{ BUS EXCHANGE
BUS ARBITRATION
PRIORITY RESOLUTION
:

1) SET PRIORITY - USER DEFINED

- SERIAL SCHEMES
- PARALLEL SCHEMES


2) SYNCHRONIZE TRANSFER

19.

SERIAL PRIORITY SCHEMES

UNIBUS, Q-BUS, MULTIBUS, CAMAC

MULTIBUS EXAMPLE




IF REQUESTING

$$\overline{BPRQ} = 1$$

20.


PARALLEL PRIORITY SCHEME

MULTIBUS EXAMPLE



SERIAL BUS PRIORITY SCHEME

UNIBUS EXAMPLE: GRANT LOOK ONLY



UNIBUS

REQUEST-GRANT PARS

NR / NR6

NON INTERRUPT

BR7 / BR7
BR6 / BR6
BR5 / BR5
BR4 / BR4

} FOR INTERRUPTS

SERIAL BUS PRIORITY SCHEMES

- ALLOWS (IN PRINCIPAL) ANY NUMBER OF MASTERS
 $\swarrow$ SOMETHING ELSE MAY LIMIT

- TIME: GRANT SIGNAL MUST BE PASSED


• UNIBUS

- STRICTLY POSITION DEPENDANT ON EACH LINE
- MULTIPLE GRANT LINES
- HAND WIRE ON MODULES

• MULTIBUS


- BACKPLANE WIRED DEPENDANT
- ALLOWS PARALLEL SCHEME

BUS EXCHANGE TIMING : MULTIBUS



~~ASYNCHRONOUS~~
SYNCHRONOUS TO BCLK

BUS EXCHANGE TIMING : UNIBUS




COMPLETE ASYNCHRONOUS

INTERRUPTS

FUNDAMENTAL IMPORTANCE TO SMOOTH SYSTEM


GREAT DEAL OF VARIATION

- PROCESSOR TO PROCESSOR
- BUS TO BUS



NON BUS VECTORED INTERRUPTS


EXAMPLE : MULTIBUS



NON BUS-VECTORED INTERRUPTS MULTIBUS EXAMPLE


- ALLOW 8 INTERRUPT SOURCES
 - PLUS THOSE INTERNAL TO CPU BOARD
- ONLY 1 LEVEL/PRIORITY PER SOURCE
- EASY TO CONFIGURE
 - I.E. 1 JUMPER PER SOURCE
- INTERRUPT SERVICE ROUTING ADDRESS KNOWN TO MASTER
 - COORDINATE JUMPER WITH LOGIC IN MASTER

BUS VECTORED INTERRUPT : UNIBUS TIMING




BUS VECTORED INTERRUPTS: UNIBUS DATA

- INTERRUPTING DEVICE IS BUS MASTER
- SPECIAL WRITE COMMAND TO CPU
 - ONLY 1 CPU ALLOWED
 - DATA LINES CONTAIN VECTOR ADDRESS
- SETUP
 - HARD WIRE ADDRESS OF VECTOR ADDRESS
 - LOAD VECTOR ADDRESS WITH PROGRAM



BOS VECTORED INTERRUPTS : MULTIBUS

- INTERRUPTING DEVICE IS SLAVE
- SPECIAL COMMAND SEQUENCE TO SLAVE
- SLAVE RETURNS VECTOR ADDRESS
- SETUP
 - HARDWIRE SLAVE TO INT_i LINE
 - CPU INIT RETURN TO LOAD SLAVE




⇒ 8 INTERRUPT SOURCES

EACH WITH MULTIPLE POSSIBLE INTERRUPTS

⇒ MULTIPLE MASTER DO-ABLE


MULTIBUS CARD SIZE

1/2 ACTUAL SIZE



Q-BUS, UNIBUS CARDS

1/2 ACTUAL SIZE




33.

Q-BUS, UNIBUS CARDS

1/2 ACTUAL SIZE


QUAD BOARD



34.

UNIBUS CARDS

'HEX' BOARD



STANDARD BUS MECHANICS

- ALL HAVE BACKPLANE COMMERICALLY AVAILABLE
 - MULTIPLE SOURCES
- SOME HAVE OPTIONAL CONNECTORS EXPOSED
- SOME HAVE CAGE INSIDE BOX
- SOME USE PIN AND SOCKET
 - AVOID TOO MUCH GOLD

STANDARD BUSES POWER

	MULTIBUS	Q-BUS
<u>MAIN</u>		
+5	✓	✓
-5	✓	
+12	✓	✓
-12	✓	✓
<u>BATTERY</u>		
+5	✓	✓
-5	✓	
+12	✓	✓
-12	✓	
<u>ANALOGUE</u>		
+15	✓	
-15	✓	
<u>SPARES</u>		
USER DEF	✓	✓
POWER FAIL LOGIC	✓ (OPTIONAL)	✓ (STD)

OVERVIEW OF STANDARD ^{PROCESSOR} BUSES

<u>NAME</u>	<u>ORIGIN</u>	<u>MAIN CPU</u>	<u>COMMENTS</u>
UNIBUS	DEC	PDP-11	BACKPLANE, CABLE
Q-BUS	DEC	QLSI-11	
MULTIBUS	INTEL	8080/8086	IEEE 796
S-100 BUS	HOBBIST	8080, Z80	IEEE 696
STD BUS	PROLOG	8080, Z80	
VERSABUS	MOTOROLA	6800, 68000	
:	:	:	:

A LABORATORY CABLE BUS : IEEE-488

OFFICIAL STANDARD:

IEEE-488-1978
ANSI MCI.1
IEC 625-1

} IDENTICAL

NAMES:

HP-IB

GPIB

IEEE BUS

ASCII BUS

PLUS BUS

IEC BUS

IEEE 488 BUS

PURPOSE: CONNECT LABORATORY INSTRUMENTS TOGETHER
TO AUTOMATE EXPERIMENTS & TESTS

THEREFORE

- CABLE OF SOME LENGTH
- MANY SPECIAL FEATURES
- MINIMUM NUMBER OF LINES IN CABLE

↑ THEORY: LINE IN BUS MORE EXPENSIVE
THAN LOGIC CIRCUIT.

SUCCESS

- 170 MANUFACTURERS
- 14 COUNTRIES
- > 1000 PRODUCTS

PROCESSOR BUS

- MASTER / SLAVE
- READ / WRITE WRT MASTER

IEEE 488 BUS

① • LISTENER

- RECEIVES DATA
- EXAMPLES: PRINTERS
DISPLAYS
POWER SUPPLIES
SIGNAL SOURCES
- UP TO 14 ACTIVE AT 1 TIME

IEEE 488 BUS

② TALKER

- TRANSMITS DATA ONTO BUS
- EXAMPLES: VOLTMETER
COUNTERS
- ONLY 1 ACTIVE AT A TIME

THUS ONE CAN SAY 'ONLY WRITES EXIST'

③ CONTROLLER

- SPECIFIES TALKER & LISTENER
- EXAMPLE COMPUTER
PROGRAMMABLE CALCULATOR
- ONLY 1 ACTIVE AT A TIME
- ONLY 1 MASTER CONTROLLER IN SYSTEM

THE 24 LINES OF THE IEEE 488 BUS

DATA LINES

8 LINES BIDIRECTIONAL D101 - D108

HANDSHAKE

DAV DATA VALID

NRFD NOT READY FOR DATA

NDAC NOT DATA ACCEPTED

MANAGEMENT

ATN ATTENTION

IFC INTERFACE CLEAR

SRQ SERVICE REQUEST

REN REMOTE ENABLE


EOI END OR IDENTIFY

GROUND

8 LINES

43.

IEEE 488 3-LINE HANDSHAKE



SPECIAL HANDSHAKE ALLOWS MULTI-LISTENER

44.

IEEE 488

WHAT HAPPENED TO ADDRESS?

IF ($ATN = 0$) 8 BIT DATA IS TRANSMITTED
TALKER $\rightarrow$ LISTENER(S)

IF ($ATN = 1$) 7 BIT COMMAND TRANSMITTED
CONTROLLER $\rightarrow$ ALL DEVICES

ADDRESSING


CONTROLLER SETS $ATN = 1$, THEN SENDS...

- 0 (UNL) UNLISTEN COMMAND
- 1 MLA LISTEN ADDRESS
- 2 MTA TALKER ADDRESS
- 3 CONTROLLER SETS $ATN = 0$, THEN TALKER SENDS...

DATA₁
DATA₂
DATA₃
⋮

DATA_n

IEEE 488 ADDRESSING



TALKER REMAINS TALKER UNTIL

- ANOTHER TALKER ASSIGNED
- UNT UN-TALK SENT
- IFC CLEAR SENT

LISTENER REMAINS LISTENER UNTIL

- UNL UNLISTEN SENT
- IFC CLEAR SENT


IEEE 488 "INTERRUPTS"

BETTER TO SAY 'SERVICE REQUEST'

1 OR-ED LINE: SRQ

'POLL' TO FIND SOURCE

SERIAL POLLING:



① SERVICE REQUEST SENT

② CONTROLLER RESPONDS: UNLISTEN TO ALL

SERIAL POLL ENABLE

③ CONTROLLER ADDRESS DEVICE

④ EACH DEVICE RESPONDS WITH STATUS BYTE

⑤ REPEAT ③ & ④ FOR EACH DEVICE

⑥ CONTROLLER ENDS WITH { SERIAL POLL DISABLE
UNTALK
49.

IEEE-488 OTHER FEATURES

• REMOTE / LOCAL

REMOTE: CONTROL OF DEVICE BY BUS

LOCAL: CONTROL OF DEVICE BY FRONT PANEL
IE. HUMAN

• DEVICE CLEAR

RESETS DEVICE (NOT BUS) TO SOME STATE

• TRIGGER

ENABLES COMMAND START FROM BUS
OF MULTIPLE DEVICES

IEEE 488 BUS ARBITRATION

WITH ATN = 0 ONLY 1 TALKER HAS BUS
TALKER CHANGED BY CONTROLLER

WITH ATN = 1 ONLY 1 CONTROLLER HAS BUS
CONTROLLER CHANGED BY PASSING
CONTROL WITH BUS COMMANDS.

AT ANY TIME ONLY 1 MASTER (SYSTEM) CONTROLLER
CAN TAKE CONTROL BY IFC
'INTERFACE CLEAR'

IEEE 488 MECHANICS

- ONLY CABLE AND CONNECTOR

- 2 TYPES



- IEEE/ANSI: 24 PIN RIBBON

- IEC 25 PIN RS 232 TYPE

METRIC BLACK
ENGLISH SILVER

- ONE DEVICE EVERY 2 METERS
OR 20 METERS MAXIMUM

- CONFIGURATIONS



- SPECIAL CONNECTOR CABLE



CAMAC AND DISTRIBUTED INTELLIGENCE

PART I: CAMAC a Review


HISTORY:

1964	NIM COMMITTEE	PUBLISHES	NIM
1965	ESONE COMMITTEE	PUBLISHES	?
1969	ESONE	" PUBLISHES	CAMAC
1970	NIM	" ACCEPTS	CAMAC

DOCUMENTS:

	<u>ESONE</u>	<u>NIM</u>	<u>IEEE</u>
CRATE + MODULES	EUR-4100	{TID-25875} {TID 25877}	STD 583
BRANCH + CONTROLLER	EUR-4600	TID 25876	STD 596 (P)
SERIAL + CONTROLLER	?	TID-26488	STD 595 (P)
ANALOGUE SIGNALS	EUR-5100	TID 26614	NOTE
SOFTWARE	IML/01	TID-26615	NOTE

51.



52.

CANAC DATAWAY ADDRESS

N STATION NUMBER 5 BITS

N = 1-23 FOR MODULES

N = 0

N = 24-25 CRATE CONTROLLER

A SUBADDRESS 4 BITS

16 INTERNAL REGISTERS

USUALLY CORRESPONDING TO 16 DATA CHANNELS

POSITION DEPENDANT

CANAC FUNCTIONS

• F LINES 5 BITS $\Rightarrow$ 32 FUNCTIONS

• READ(S)

- BASIC READ
- READ & CLEAR
- READ ALTERNATE REGISTER
(THIS CAN HAVE 32 REGISTERS)
- READ COMPLEMENT

F(0) - ALMOST ALL
F(2) - FREQUENT
F(1) }
F(3) } RARE

• WRITE(S)

- BASIC WRITE
- WRITE ALTERNATE
- SELECTIVE SET
- SELECTIVE CLEAR

F(16)
F(17) } ALMOST ALL
F(18), F(19)
F(20), F(22) } RARE


• OTHERS

- CLEAR
- TEST STATUS
- CONTROL
- NON-STANDARD

F(9), F(11), F(10)
F(8), F(23)
F(24), F(25), F(26)
F(4), F(16), F(12), F(14)
F(20), F(22), F(28), F(30)

- RESERVED

F(6), F(7), F(13), F(15)
F(29), F(31)



Note 1: Data & status may change in response to S_2 .
 Note 2: During some operations Q may change at any time.
 Note 3: LAMstatus may be reset during operation.
 Note 4: L signal may be maintained during operation.

FIG. 9. TIMING OF A DATAWAY COMMAND OPERATION.




Fig.1. CAMAC BRANCH: CHAIN CONFIGURATION

CANAC BRANCH

TO $\left\{ \begin{matrix} N \\ A \\ F \end{matrix} \right\}$ OF DATAWAY

ADD BCR1, BCR2, ... BCR7

EMA ADDRESSES ONE CRATE

ADDRESSING


COMBINE R & W TO BRW

DATA

ADD BTA
BTB1, ... BTB7


TIMING

SIMILAR TO UNIBUS



CANAC SERIAL HIGHWAY

4.2.5 Command-Reply Message Sequence-Read



~ 20µsec BIT SERIAL
~ 2.5µsec BYTE SERIAL

CAMAC "INTERRUPTS"

CALLED 'LOOK-AT-ME' ON DATAWAY
 OR 'BRANCH DEMAND' ON BRANCH
 'DEMAND MESSAGE' ON SERIAL HIGHWAY

SOURCE IS MODULE IN CRATE

L-LINE (LOOK-AT-ME) GOES TO CRATE CONTROLLER ON BRANCH

UNIQUE BRANCH DEMAND LINE

DRIVER MUST POLL TO FIND CRATE

THEN READS 'L' PATTERN

THEN WITHIN MODULE (MAYBE)

ON SERIAL

DEMAND MESSAGE INSERTED IN STREAM
 ↑ CONTAINS CRATE CONTROLLER ADDRESS
 + MODULE ADDRESS

MULTIPLE CRATE CONTROLLERS

REQUIREMENTS

1. N AND L LINES TO AUXILIARY'S ^{HAS N encoded} ^{L all} (ACC)
2. L LINES DC.
3. PRIORITY ARBITRATION
4. SERIAL OR PARALLEL SYSTEMS


HAVE ALREADY

OPEN COLLECTOR CONTROL LINE DRIVERS

61.

CAMAC BUS ARBITRATION

ONLY OFFICIALLY ON DATAWAY (CRATE)



① ARBITRATION

3 BUSSED LINES: REQUEST, REQUEST INHIBIT, ACL

1 DAISEY CHAIN: GRANT-IN, GRANT-OUT
CABLE

② ENCODED-N LINES: CC DOES DECODING TO N_i

③ BUSSED L LINES: ACC CAN HANDLE LAM'S

62.

BUSES TIE SYSTEM TOGETHER

- DIVIDE SYSTEM INTO UNITS
 - BOARD OR CHASSIS
 - FUNCTIONAL MODULARITY
- ADD NEW UNITS
 - NO REDSIGN
 - HOME MADE SPECIAL PURPOSE
- RECONFIGURE SYSTEM
 - EXPERIMENTAL NEEDS CHANGE
 - NEW EQUIPMENT BECOMES AVAILABLE
- TEST AND/OR REPAIR UNITS SEPARATELY
 - TEST BENCH AWAY FROM EXPERIMENT

STANDARD BUSES

- WELL DEFINED SPECIFICATIONS
 - BUS PROTOCOL
 - MECHANICAL
 - SAVES EFFORT COMPARED TO RE-INVENTING
- COMMERCIAL UNITS AVAILABLE
 - MULTIPLE VENDORS ON MANY UNITS
 - LARGE RANGE
 - WELL TESTED
 - DOCUMENTATION
 - SAVES EFFORTS COMPARED TO DESIGNING EVERYTHING
- SHARED EXPERIENCE
 - APPLICATION NOTES
 - SOFTWARE
 - ASSISTANCE FROM OTHERS
 - BORROW SPECIAL PURPOSE DESIGNS

HOW TO CHOOSE A (STANDARD) BUS

1) NEEDS

MEMORY SPACE

BUS MASTERSHIP

INTERRUPTS

MECHANICS

CABLE / CRATE

2) AVAILABILITY

LOCAL VENDORS / IMPORTERS

NUMBER OF MANUFACTURERS

3) COSTS

4) EXPERIENCE

EXISTING EQUIPMENT

SOFTWARE

OTHERS

65.

Ordering Interface Standards			
			
IEEE	ANSI	IEC	EIA
<u>IEEE 488-1978</u>	<u>ANSI MC1.1</u>	<u>IEC 625-1</u>	<u>*EIA RS-232-C</u>
"Digital Interface for Programmable Instrumentation"	"Digital Interface for Programmable Instrumentation"	"An Interface System for Programmable Measuring Apparatus (Byte Serial Bit Parallel)"	"Interface Between Data Terminal Equipment and Communication Equipment Employing Serial Binary Data Interchange"
<u>IEEE STANDARDS</u>	<u>ANSI STANDARDS</u>	<u>IEC STANDARDS</u>	<u>EIA STANDARDS</u>
345 E. 47th Street New York, New York 10017 Price: \$9.50 (U.S.)	1430 Broadway New York, New York 10018 Price: \$10.00 (U.S.)	1, rue de Varembe 1211 Geneva 20 Switzerland Price: 150 Swiss Francs	2001 Eye St. N.W. Washington, D.C. 20006 Price: \$5.10 (U.S.)

*recommended companion document "Industrial Electronics Bulletin No. 9 — Application Notes for EIA Standard RS-232-C" (\$2.60 in U.S.)

66.

