



INTERNATIONAL ATOMIC ENERGY AGENCY
UNITED NATIONS EDUCATIONAL, SCIENTIFIC AND CULTURAL ORGANIZATION



INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS
34100 TRIESTE (ITALY) - P.O.B. 586 - MIRAMARE - STRADA COSTIERA 11 - TELEPHONES: 224281/2/3/4/5/6
CABLE: CENTRATOM - TELEX 460392-1

SMR/90 - 9

COLLEGE ON MICROPROCESSORS:
TECHNOLOGY AND APPLICATIONS IN PHYSICS

7 September - 2 October 1981

MICROPROCESSOR ARCHITECTURE

D. ASPINALL
Dept. of Computation
U.M.I.S.T.
Manchester
England

1




FIG. 1 : INSTRUCTION SET PROCESSOR-MEMORY PAIR

2




FIG. 2 : EARLY COMPUTER (HARVARD)

1
10
1




FIG. 3 : BASIC COMPUTER (MOORE-VON NEUMAN)




FIG 4 : GENERAL COMPUTER (MANCHESTER-KILBURN)

ADDRESSING SCHEME	A S S I G N M E N T S T A T E M E N T	
	INSTRUCTION	MACHINE ACTION
THREE-ADDRESS	$Mx := My \ b \ Mz$	AS INSTRUCTION
TWO-ADDRESS	$Mx := My \ b \ Mx$	AS INSTRUCTION
ONE-ADDRESS	$b \ Mx$ STORE Mx	$A := A \ b \ Mx$ $Mx := A$
STACK (ZERO-ADDRESS)	b PUSH, Mx POP	$ST := ST \ b \ STN$ $ST := Mx$ $M(STN) := ST$

$Mx \backslash$ Value of Data Word at Memory Location a

$a \backslash x \backslash y \backslash z \backslash (STN)$

$b \backslash$ Binary Operator $A \backslash$ Accumulator

$ST \backslash$ Value of Data Word at Top of Stack

$STN \backslash$ Value of Data Word at Next below Top of Stack

$(STN) \backslash$ Memory location given by STN

TABLE 1 : ADDRESSING SCHEMES

ADDRESSING SCHEME	PDP-11	68000	8086	Z-8000
TWO-ADDRESS	✓	-	-	-
ONE-ADDRESS (GENERAL REGISTER)	✓	✓	✓	✓
ADDRESSING MODE				
LITERAL	✓	✓	✓	✓
DIRECT	✓	✓	✓	✓
IN-DIRECT	✓	✓	✓	✓
AUTO-INCREMENT (POST)	✓	✓	-	-
AUTO-DECREMENT (PRE)	✓	✓	-	-
REGISTER LITERAL	✓	✓	✓	✓
REGISTER-REGISTER	-	✓	✓	✓
REG, -REG, -LITERAL	-	✓	✓	-
POST-INC, DEFERRED	✓	-	-	-
PRE-DEC, DEFERRED	✓	-	-	-
REGISTER-LITERAL DEFERRED	✓	-	-	-
MAXIMUM ADDRESSABLE MEMORY SIZE (BYTES)	64K	16M	1M	8M

TABLE 2 : PHYSICAL ADDRESSING SCHEMES AND MODES




FIGURE 1(A) : MICRO-PROCESSOR ADDRESSING MODES




FIGURE 1(B) : MICRO-PROCESSOR ADDRESSING MODES




FIG. 2 : PDP-11 DEFERRED ADDRESSING MODES

10

ADDRESSING MODES

LITERAL

DATA WORD = L

DIRECT

DATA WORD = (MA)

IN-DIRECT

REGISTER VALUE = (R) NEXT DATA WORD = ((R))

ADDRESSING MODES

AUTO-INCREMENT (POST)

REGISTER VALUE = (R)
NEXT DATA WORD = ((R))
NEXT (R) := (R) + 1

AUTO-DECREMENT (PRE)

REGISTER VALUE = (R)
NEXT (R) := (R) - 1
NEXT DATA WORD = ((R))

ADDRESSING MODES

REGISTER-LITERAL

REGISTER VALUE: (R)
NEXT DATA WORD = ((R)) + D

REGISTER-REGISTER

GENERAL REGISTER VALUE = (R)
GENERAL REGISTER VALUE = (B)
NEXT DATA WORD = (R) + (B))

REGISTER-REGISTER-LITERAL

GENERAL REGISTER VALUE = (R)
GENERAL REGISTER VALUE = (B)
NEXT DATA WORD = ((CR) + (B) + D)

BINARY OPERATOR	
ADD	$A := A + Ma$
SUBTRACT	$A := A - Ma$
DIVIDE	$A := A / Ma$
MULTIPLY	$A := A * Ma$
AND	$A := A \wedge Ma$
OR	$A := A \vee Ma$

TABLE 3 : AVAILABLE OPERATIONS

THREE-ADDRESS MACHINE ON ONE-ADDRESS MACHINE

THE THREE-ADDRESS SCHEME, $Mx := My \ b \ Mz$, MAY BE MODELLED ONTO A ONE-ADDRESS MACHINE AS SHOWN :

E.G. $Mx := My + Mz$

```

LOAD My      A := My
ADD Mz       A := A + Mz
STORE Mx     Mx := A
  
```

GENERAL REGISTERS :

A TOP OF STACK
B TEMPORARY STORE
SP STACK POINTER

STATEMENT

b * OPERATE *
A := A b (SP) ; INDIRECT MODE
SP := SP + 1 ; INCREMENT GENERAL REGISTER

STATEMENT


PUSH Mx *PUSH DATA WORD FROM LOCATION x ONTO STACK*
SP := SP - 1 ; DECREMENT GENERAL REGISTER
(SP) := A ; INDIRECT MODE
A := Mx ; Mx BY ANY MODE

STATEMENT


POP *POP WORD FROM TOP OF STACK TO LOCATION GIVEN BY ADDRESS
HELD IN NEXT TO TOP OF STACK*
B := (SP) ; MOVE ADDRESS INTO GENERAL REGISTER B
SP := SP + 1
(B) := A ; STORE A AT ADDRESS GIVEN BY B
A := (SP) ; MOVE NEW TOP OF STACK TO A
SP := AP + 1 ; INCREMENT POINTER

b
 A := A b (SP) NEXT SP := SP + 1 ! POST AUTO-INC.
 PUSH Mx
 SP := SP - 1 NEXT (SP) := A ! PRE AUTO-DEC.
 A := Mx
 POP
 B := (SP) NEXT SP := SP + 1
 (B) := A
 A := (SP) NEXT SP := SP + 1

b
 POP D ! OPERAND AT NEXT TO TOP OF STACK
 MOVED TO GENERAL REGISTER D
 A := A b D
 PUSH Mx
 PUSH A ! ACCUMULATOR VALUE PUSHED TO NEXT TO
 TOP OF STACK
 A := Mx
 POP
 POP B
 (B) := A
 POP A



REAL MEMORY ADDRESS






FIG. 3 : Z-8000 SEGMENTED ADDRESSING




FIG. 4 : 8086 DATA SEGMENT ADDRESSING






Fig. 5 : 8086 - STACK SEGMENT ADDRESSING

FIG. 5: PROGRAMMER DEFINED MANAGEMENT OF STACK SEGMENT IN 68000






FIG. 7 : PROGRAMMER DEFINED MANAGEMENT OF DATA SEGMENT IN 68000

SELECTION CLAUSE

if Q then PC := PC + Q else PC := PC + 1

REPETITIVE CLAUSES

Repeat A until Q ,
& While Q do A

8086 LOOP

CX := CX - 1

if CX $\neq$ 0 then PC := PC + D else PC := PC + 1
-128 $\leq$ D $\leq$ +127

Z-8000 DJNZ

RI := RI - 1

if RI $\neq$ 0 then PC := (PC + 1) - D else PC := PC + 1
0 $\leq$ D $\leq$ 127




FIG. 1 : SELECTION CLAUSE PROGRAMME CONTROL

8086 LOOPA

CX := CX - 1

if ($\Delta = 1$) & CX $\neq$ 0 then PC := PC + D else PC := PC + 1

- 128 $\leq$ D & $\leq$ + 127

MC 68000 DBCC

if CC = 1 then Dn := Dn - 1

NEXT if Dn $\neq$ 1 then PC := PC + D

else PC := PC + 1

-2¹⁵ $\leq$ D $\leq$ 2¹⁵ - 1 bytes

SUBROUTINE ENTRY AND EXIT

ENTRY :

PC := PC + 1

DUMP := PC

PC := ASR

! INCREMENT PROGRAMME COUNTER

! DUMP CONTENTS OF PROGRAMME COUNTER

! LOAD PROGRAMME COUNTER WITH ASR

EXIT :

PC := DUMP

! RESTORE RETURN ADDRESS TO PC

STACK OF DUMP LOCATIONS

CALLING ACTION :

PC := PC + 1
 SP := SP - 1
 (SP) := PC
 PC := ASR

}
 ; PUSH CONTENTS OF PC ONTO STACK

RETURN :

PC := (SP)
 SP := SP + 1

}
 ; POP RETURN ADDRESS FROM STACK TO PC

SELECTION CLAUSE	CHANGE TO PROGRAMME COUNTER	CONDITION FOR CHANGE							
		STATUS	COUNT						
RELATIVE	RELATIVE	✓	-	BA	BCC	JΔ	8086	8086	Z-8000
		-	-	BR	BRA	JMP*			JRA
		✓	-	-	-				-
ABSOLUTE	ABSOLUTE	-	-	JMP	JMP	JMP*			JPA
		-	✓	-	-	LOOP JCXZ			-
		✓	✓	-	DBCC	LOOPΔ			DJNZ
REPETITIVE CLAUSE	RELATIVE	-	-	JSR	JSR	CALL*			-
		-	-	-	BSR	CALL*			CALL
		✓	-	-	-	-			CALR
SUBROUTINE ENTRY	ABSOLUTE	-	-	-	-	-			RET
		-	-	-	-	-			-
		-	-	RTS	RTS	RET			-
SUBROUTINE EXIT	STACK	-	-	-	-	-			-
		-	-	-	-	-			-
		-	-	-	-	-			-

Δ :- ONE OF SEVERAL CONDITIONS OF MILL STATUS

* DEPENDS UPON ADDRESSING MODE

TABLE 1 : PROGRAMME CONTROL INSTRUCTIONS

ACTION ON A TRAP

SP := SP - 1	}	! PUSH PROCESSOR STATUS WORD
(SP) := PSW		
SP := SP - 1	}	! PUSH RETURN ADDRESS
(SP) := PC		
PC := X		! START ADDRESS OF SYSTEM ROUTINE

ACTION TO RESTORE

PC := (SP)	}	! RESTORE RETURN ADDRESS
SP := SP + 1		
PSW := CSP	}	! RESTORE PROCESSOR STATUS WORD
SP := SP - 1		

PROCESSOR

PDP-11
68000
8086
Z-8000

INSTRUCTION

RTI
RTE (PRIVILEGED)
IRET
IRET (PRIVILEGED)

PROCESSOR STATE VECTOR	PDP-11		M-68000		8086		Z-8000	
	REG	PSW	REG	PSW	REG	PSW	REG	PSW
MILL								
GENERAL REGISTERS - DATA	Rn		Dn		DX		Rn	
ACCUMULATOR TOP OF STACK	Rn		Dn		AX		Rn	
MILL STATUS								
SIGN		CC		CCR		FLAG		FLAG
ZERO		N		N		S		S
OVERFLOW		Z		Z		Z		Z
CARRY		V		V		O		P/V
32 BIT		-				-		
16 BIT		C		C		C		C
8 BIT		-				-		
4 BIT		-				A		
EXTEND		-		X		-		-
PARITY		-				P		P/V
DECIMAL		-						DA
OPERAND ADDRESSING UNIT								
GENERAL REGISTERS -ADDRESS	Rn		An		BX		Rn	
INDEX	Rn		An		SI, DI		Rn	
STACK TOP POINTER	R6		A7		SP		R15	
STACK BASE POINTER	Rn		An		BP		Rn	
STATUS		-		-		D		-
PROGRAM CONTROL UNIT								
PROGRAMME COUNTER	R7		PC		IP		PC	
LOOP COUNTER	Rn		Dn		CX		Rn	
MEMORY MANAGEMENT UNIT								
CODE SEGMENT REG.	R7		PC		CS		PC	
STACK SEGMENT REG.	R8		A7		SS		R15	
DATA SEGMENT REG.	Rn		An		DS		Rn	
EXTRA DATA SEGMENT REG.	Rn		An		ES		Rn	
STATUS		-		-		-		SEG
PROCESS CONTROL UNIT								
CONTROL STATUS								
PRIVILEGE		-		S		-		S/N
TRACE		T		T		T		SE
INTERRUPT LEVEL		P ₀₁₂		I ₀₁₂		I		VIE NVIE

PSW := PROCESSOR STATUS WORD

TABLE 2 : PROCESSOR STATE VECTOR

VECTOR NUMBER	68000	8086
0	RESET SSP	DIVIDE BY ZERO
1	RESET PC	TRACE
2	BUS ERROR	NMI (PIN 17)
3	ADDRESS ERROR	INT (TYPE 3)*
4	ILLEGAL INSTRUCTION	INT 0
5	DIVIDE BY ZERO	
6	CHK	
7	TRAPV	
8	PRIVILEGE VIOLATION	
9	TRACE	
10		
31	RESERVED	
32		
47	TRAP	
48		
63	RESERVED	
64		
255	AVAILABLE	

* INT (TYPE 3) CAN SPECIFY ANY
VECTOR NUMBER 0 → 255

TABLE 3 : TRAP AND INTERRUPT VECTORS

<u>HIGHEST PRIORITY</u>		RESET
		BUS ERROR
		ADDRESS ERROR
		TRACE
		INTERRUPT REQUEST
		ILLEGAL INSTRUCTION
		PRIVILEGE VIOLATION
		TRAP, TRAPV, CHK
		DIVIDE BY ZERO
	-	
<u>LOWEST PRIORITY</u>		NORMAL INSTRUCTION

TABLE 4 : PRIORITY ASSIGNMENT WITHIN 68000




FIG. 1 : OVERVIEW OF MICROCOMPUTER SYSTEM




FIG 2 : FLOW DIAGRAM OF CONTROL SEQUENCE




FIG. 3 : BASIC
MULTI-COMPUTER SYSTEM