

INTERNATIONAL ATOMIC ENERGY AGENCY  
UNITED NATIONS EDUCATIONAL, SCIENTIFIC AND CULTURAL ORGANIZATION



INTERNATIONAL CENTRE FOR THEORETICAL PHYSICS  
34100 TRIESTE (ITALY) - P.O.B. 586 - MIRAMARE - STRADA COSTIERA 11 - TELEPHONES: 224281/2/3/4/5-6  
CABLE: CENTRATOM - TELEX 460392-1

SMR/90 - 9

COLLEGE ON MICROPROCESSORS:  
TECHNOLOGY AND APPLICATIONS IN PHYSICS

7 September - 2 October 1981

MICROPROCESSOR ARCHITECTURE

D. ASPINALL

Dept. of Computation  
U.M.I.S.T.  
Manchester  
England







FIG. 1 : INSTRUCTION SET PROCESSOR-MEMORY PAIR






FIG. 3 : BASIC COMPUTER (MOORE-VON NEUMAN)




FIG. 4 : GENERAL COMPUTER (MANCHESTER-KILBURN)

ADDRESSING SCHEME	ASSIGNMENT STATEMENT	
	INSTRUCTION	MACHINE ACTION
THREE-ADDRESS	$M_x := M_y \ b \ M_z$	AS INSTRUCTION
TWO-ADDRESS	$M_x := M_y \ b \ M_x$	AS INSTRUCTION
ONE-ADDRESS	$b \ M_x$ STORE $M_x$	$A := A \ b \ M_x$ $M_x := A$
STACK (ZERO-ADDRESS)	$b$ PUSH, $M_x$ POP	$ST := ST \ b \ STN$ $ST := M_x$ $M(STN) := ST$

$M_a$  Value of Data Word at Memory Location a  
 $a \ x \ y \ z \ (STN)$   
 $b \ \backslash$  Binary Operator  
 $ST$  Value of Data Word at Top of Stack  
 $STN$  Value of Data Word at Next below Top of Stack  
 $(STN) \backslash$  Memory location given by STN

TABLE 1 : ADDRESSING SCHEMES

ADDRESSING SCHEME	PDP-11	68000	8086	Z-8000
TWO-ADDRESS ONE-ADDRESS (GENERAL REGISTER)	/	/	/	/
ADDRESSING MODE				
LITERAL	/	/	/	/
DIRECT	/	/	/	/
IN-DIRECT	/	/	-	-
AUTO-INCREMENT (POST)	/	/	-	-
AUTO-DECREMENT (PRE)	/	/	-	-
REGISTER LITERAL	-	/	/	/
REGISTER-REGISTER	-	/	/	/
REG, -REG, -LITERAL	-	/	-	-
POST-INC, DEFERRED	/	-	-	-
PRE-DEC, DEFERRED	/	-	-	-
REGISTER-LITERAL DEFERRED	-	-	-	-
MAXIMUM ADDRESSABLE MEMORY SIZE (BYTES)	64K	16M	1M	8M

TABLE 2 : PHYSICAL ADDRESSING SCHEMES AND MODES




FIGURE 1(A) : MICRO-PROCESSOR ADDRESSING MODES





FIGURE 1(B) : MICRO-PROCESSOR ADDRESSING MODES



10

#### ADDRESSING MODES

LITERAL DATA WORD =  $L$

DIRECT

DATA WORD =  $(MA)$

IN-DIRECT

REGISTER VALUE =  $(R)$     NEXT DATA WORD =  $((R))$

ADDRESSING MODES

AUTO-INCREMENT (POST)

```
REGISTER VALUE = (R)
NEXT DATA WORD = ((R))
NEXT (R) := (R) + 1
```

AUTO-DECREMENT (PRE)

```
REGISTER VALUE = (R)
NEXT (R) := (R) - 1
NEXT DATA WORD = (R)
```

ADDRESSING MODES

REGISTER-LITERAL

```
REGISTER VALUE; (R)
NEXT DATA WORD = ((R)) + D
```

REGISTER-REGISTER

```
GENERAL REGISTER VALUE = (R)
GENERAL REGISTER VALUE = (B)
NEXT DATA WORD = (R) + (B)
```

REGISTER-REGISTER-LITERAL

```
GENERAL REGISTER VALUE = (R)
GENERAL REGISTER VALUE = (B)
NEXT DATA WORD = ((CR) + (B) + D)
```

BINARY OPERATOR	
ADD	A := A + Ma
SUBTRACT	A := A - Ma
DIVIDE	A := A / Ma
MULTIPLY	A := A * Ma
AND	A := A $\wedge$ Ma
OR	A := A $\vee$ Ma

TABLE 3 : AVAILABLE OPERATIONS

THREE-ADDRESS MACHINE ON ONE-ADDRESS MACHINE

THE THREE-ADDRESS SCHEME,  $M_x := M_y + M_z$ , MAY BE MODELLED ONTO A ONE-ADDRESS MACHINE AS SHOWN :

E.G.,	$M_x := M_y + M_z$	
LOAD $M_y$		A := My
ADD $M_z$		A := A + Mz
STORE $M_x$		$M_x := A$

## GENERAL REGISTERS :

<u>STATEMENT</u>	<b>b * OPERATE *</b>	
A	$A := A \ b \ (SP)$	INDIRECT MODE
B	$SP := SP + 1$	INCREMENT GENERAL REGISTER
SP		

<u>STATEMENT</u>	PUSH $M_x$	* PUSH DATA	WORD FROM LOCATION $x$	ONTO	STACK*
$SP := SP - 1$				DECREMENT GENERAL REGISTER	
$(SP) := A$				INDIRECT MODE	
$A := M_x$				$M_x$ BY ANY MODE	

<u>STATEMENT</u>	POP *POP WORD FROM TOP OF STACK TO LOCATION GIVEN BY ADDRESS HELD IN NEXT TO TOP OF STACK*	B := (SP)   MOVE ADDRESS INTO GENERAL REGISTER B	(B) := A   STORE A AT ADDRESS GIVEN BY B	A := (SP)   MOVE NEW TOP OF STACK TO A	SP := AP + 1   INCREMENT POINTER

b      A := A b (SP)      NEXT SP := SP + 1      ! POST AUTO-INC.

PUSH Mx

SP := SP - 1      NEXT (SP) := A      ! PRE AUTO-DEC.

A := Mx

POP

B := (SP)

(B) := A

A := (SP)      NEXT SP := SP + 1

b      POP D      ! OPERAND AT NEXT TO TOP OF STACK  
MOVED TO GENERAL REGISTER D

A := A b D

PUSH Mx

PUSH A      ! ACCUMULATOR VALUE PUSHED TO NEXT TO  
TOP OF STACK


A := Mx

POP


POP B

(B) := A

POP A



-19-



-20-





FIG. 3 : Z-8000 SEGMENTED ADDRESSING







FIG. 4 : 8086 DATA SEGMENT ADDRESSING




24

FIG. 6: PROGRAMMER DEFINED MANAGEMENT OF STACK SEGMENT IN 68000



24







FIG. 7 : PROGRAMMER DEFINED MANAGEMENT OF DATA SEGMENT IN 68000

SELECTION CLAUSE

if Q then PC := PC + & else PC := PC + 1

REPETITIVE CLAUSES

Repeat A until Q ,  
& While Q do A

8086 LOOP

$CX := CX - 1$   
If  $CX \neq 0$  then  $PC := PC + D$  else  $PC := PC + 1$   
 $-128 \leq D \leq +127$

Z-8000 DJNZ

$R1 := R1 - 1$   
If  $R1 \neq 0$  then  $PC := (PC + 1) - D$  else  $PC := PC + 1$   
 $0 \leq D \leq 127$

FLOW DIAGRAM	INSTRUCTION	LOCATION
	do ; $PC := PC + 1$ do ; $PC := PC + 1$ <u>if</u> $q=1$ <u>then</u> $PC := PC + 3$ <u>else</u> $PC := PC + 1$ do ; $PC := PC + 1$ <u>if</u> $q=1$ <u>then</u> $PC := PC + 4$ <u>else</u> $PC := PC + 1$ do do $PC := PC + 3$ do ; $PC := PC + 1$ do ; $PC := PC + 1$ do ; $PC := PC + 1$ do ; $PC := PC + 1$ <u>if</u> $q=1$ <u>then</u> $PC := PC + 3$ <u>else</u> $PC := PC + 1$ do ; $PC := PC + 1$ $PC := L$ do ; $PC := PC + 1$ do ; $PC := PC + 1$ $PC := L$ do ; $PC := PC + 1$ do ; $PC := PC + 1$ $PC := L$ .	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 . . . L L+1

FIG. 1 : SELECTION CLAUSE PROGRAMME CONTROL

### 8086\_LOOPΔ

```

    CX := CX - 1
    if ( $\Delta = 1$ ) & CX ≠ 0 then PC := PC + D else PC := PC + 1
    - 128 ≤ D & ≤ + 127

```

### MC 68000 DBCC

```

    if CC = 1 then Dn := Dn - 1
    NEXT if Dn ≠ 1 then PC := PC + D
    else PC := PC + 1
    - $2^{15}$  ≤ D ≤  $2^{15} - 1$  bytes

```

### SUBROUTINE ENTRY AND EXIT

#### ENTRY :

PC := PC + 1	INCREMENT PROGRAMME COUNTER
DUMP := PC	DUMP CONTENTS OF PROGRAMME COUNTER
PC := ASR	LOAD PROGRAMME COUNTER WITH ASR

#### EXIT :

PC := DUMP	RESTORE RETURN ADDRESS TO PC
------------	------------------------------

STACK OF DUMP LOCATIONS

CALLING ACTION :

```

PC := PC + 1
SP := SP - 1
{ (SP) := PC } ; PUSH CONTENTS OF PC ONTO STACK
PC := ASR

```

RETURN :

```

PC := (SP)
SP := SP + 1 } ; POP RETURN ADDRESS FROM STACK TO PC

```

SELECTION CLAUSE	CHANGE TO PROGRAMME COUNTER		CONDITION FOR CHANGE		PDP-11	68000	8086	Z-8000
	STATUS	COUNT	B4	BCC				
RELATIVE	✓	-	BR	BRA	JMP*	JMP*	JRA	JPA
ABSOLUTE	-	-	-	-	JMP	JMP*	-	-
REPETITIVE CLAUSE	-	✓	-	-	LOOP	LOOP	DJNZ	DJNZ
ROUTINE ENTRY	RELATIVE	✓	✓	-	JSR	JSR	CALL*	CALL
ROUTINE EXIT	STACK	-	-	-	BSR	BSR	CALL*	CALR
			RTS	RTS	RET	RET	-	-

Δ :- ONE OF SEVERAL CONDITIONS  
OF MILL STATUS

\* DEPENDS UPON ADDRESSING MODE

TABLE 1 : PROGRAMME CONTROL INSTRUCTIONS

ACTION ON A TRAP

```
SP := SP - 1 }           | PUSH PROCESSOR STATUS WORD  
(SP) := PSW }  
SP := SP - 1 }           | PUSH RETURN ADDRESS  
(SP) := PC }  
PC := X             | START ADDRESS OF SYSTEM ROUTINE
```

ACTION TO RESTORE

```
PC := (SP) }           | RESTORE RETURN ADDRESS  
SP := SP + 1 }  
PSW := CSP }           | RESTORE PROCESSOR STATUS WORD  
SP := SP - 1 }
```


PROCESSOR

<u>INSTRUCTION</u>	
PDP-11	RTI
68000	RTE (PRIVILEGED)
8086	IRET
Z-8000	IRET (PRIVILEGED)

PROCESSOR STATE VECTOR	PDP-11		M-68000		8086		Z-8000	
	REG	PSW	REG	PSW	REG	PSW	REG	PSW
<b>MILL</b>								
GENERAL REGISTERS - DATA								
· ACCUMULATOR TOP OF STACK	Rn		Dn		DX		Rn	
· MILL STATUS	Rn	CC	Dn	CCR	AX	FLAG	Rn	FLAG
· SIGN		N		N		S		S
· ZERO		Z		Z		Z		Z
· OVERFLOW		V		V		O		P/V
· CARRY		C		C		C		C
32 BIT		-				-		
16 BIT		-				C		
8 BIT		-				A		
4 BIT		-				-		
· EXTEND		-		X		P		P/V
· PARITY		-						DA
· DECIMAL		-						
OPERAND ADDRESSING UNIT								
GENERAL REGISTERS - ADDRESS								
· INDEX	Rn		An		BX		Rn	
· STACK TOP POINTER	Rn		An		SI,DI		Rn	
· STACK BASE POINTER	R6		A7		SP		R15	
· STATUS	Rn	-	An	-	BP		Rn	-
PROGRAM CONTROL UNIT								
· PROGRAMME COUNTER	R7		PC		IP		PC	
· LOOP COUNTER	Rn		Dn		CX		Rn	
MEMORY MANAGEMENT UNIT								
· CODE SEGMENT REG.	R7		PC		CS		PC	
· STACK SEGMENT REG.	R6		A7		SS		R15	
· DATA SEGMENT REG.	Rn		An		DS		Rn	
· EXTRA DATA SEGMENT REG.	Rn		An		ES		Rn	
· STATUS	-		-		-		SEG	
PROCESS CONTROL UNIT								
· CONTROL STATUS		-		S		-	S/N	
· PRIVILEGE		T		T		T	SE	
· TRACE					I		VIE	
· INTERRUPT LEVEL		P <sub>012</sub>		I <sub>012</sub>			NVIE	

PSW := PROCESSOR STATUS WORD

TABLE 2 : PROCESSOR STATE VECTOR




\* INT (TYPE 3) CAN SPECIFY ANY  
VECTOR NUMBER 0 → 255

TABLE 3 : TRAP AND INTERRUPT VECTORS

<u>HIGHEST PRIORITY</u>	-	RESET BUS ERROR ADDRESS ERROR TRACE INTERRUPT REQUEST ILLEGAL INSTRUCTION PRIVILEGE VIOLATION TRAP, TRAPV, CHK DIVIDE BY ZERO
<u>LOWEST PRIORITY</u>	-	NORMAL INSTRUCTION


37

TABLE 4 : PRIORITY ASSIGNMENT WITHIN 68000




38

FIG. 1 : OVERVIEW OF MICROCOMPUTER SYSTEM



39-



- 40 -