

ICTP Microprocessor Laboratory African Regional Course on Advanced VLSI Design Techniques Kwame Nkrumah University of Science and Technology, Kumasi, Ghana 24 November – 12 December 2003





(Low Voltage) Analog Design



Giovanni Anelli CERN - European Organization for Nuclear Research Experimental Physics Division Microelectronics Group CH-1211 Geneva 23 – Switzerland Giovanni.Anelli@cern.ch



Analog design trade-offs



Behzad Razavi, "CMOS Technology Characterization for Analog and RF Design", IEEE JSSC, vol. 34, no. 3, March 1999, p. 268.



Analog design methodology







- Single-stage amplifiers
- The differential pair
- The current mirror
- Differential pair + active current mirror
- Frequency analysis of an amplifier
- Operational amplifier (op amp) design

B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill International Edition, 2001.

- P.R. Gray, P.J. Hurst, S.H. Lewis, R.G. Meyer, Analysis and Design of Analog Integrated Circuits, J. Wiley & Sons, 4th edition, 2001.
 - R. Gregorian, Introduction to CMOS Op-Amps and Comparators, J. Wiley & Sons, 1999.

R.L. Geiger, P.E. Allen and N.R. Strader, *VLSI Design Techniques for Analog and Digital Circuits*, McGraw-Hill International Edition, 1990. D.A. Johns and K. Martin, *Analog Integrated Circuit Design*, J. Wiley & Sons, 1997.

Kumasi, December 2003







- Common-source Stage
- Common-drain Stage (Source Follower)
- Common-gate Stage
- Cascode Stage
- Folded cascode Stage
- The differential pair
- The current mirror
- Differential pair + active current mirror
- Frequency analysis of an amplifier
- Operational amplifier (op amp) design



Common-Source Stage (CSS)



$$V_{\text{out}} = V_{\text{DD}} - R_{\text{D}} \frac{\beta}{2n} (V_{\text{in}} - V_{\text{T}})^2$$

 V_{in}

V_{DD}

Small signal gain

$$\mathbf{G} = \frac{\partial \mathbf{V}_{out}}{\partial \mathbf{V}_{in}} = -\mathbf{R}_{D} \frac{\beta}{n} (\mathbf{V}_{in} - \mathbf{V}_{T}) = -\mathbf{g}_{m} \mathbf{R}_{D}$$

Small signal gain (with channel length modulation)

$$\mathbf{G} = -\mathbf{g}_{\mathsf{m}} \left(\mathbf{r}_{\mathsf{0}} \, / \! / \, \mathbf{R}_{\mathsf{D}} \right) = -\mathbf{g}_{\mathsf{m}} \, \frac{\mathbf{r}_{\mathsf{0}} \mathbf{R}_{\mathsf{D}}}{\mathbf{r}_{\mathsf{0}} + \mathbf{R}_{\mathsf{D}}}$$

Small signal model in saturation



The above results could also have been obtained directly from the small signal model

Kumasi, December 2003



CSS Simulation - DC





CSS Simulation - DC

Increasing the value of the load resistor to 1 $k\Omega$ we have





CSS Simulation – Small Signal



R = 1000 Ω

g_m = 9.6 mS

We inject at the input a sinusoid with frequency 1 kHz, peak to peak amplitude 1 mV AND dc offset = 0.9 V.

The DC offset is important to be in the right bias point.

The input voltage is converted in a current by the transistor and then in a voltage again by the resistor.



Diode-connected transistor

A MOS transistor behaves as a small signal resistor when gate and drain are shorted. A transistor in this configuration is referred to as "diode-connected" transistor. The device is always in saturation.

To calculate the impedance of this device we use the small-signal equivalent circuit and a test voltage generator (in red). The ratio between the voltage v_x applied and the current i_x gives the impedance.



The calculation show that the impedance is given by the parallel of two resistors, $1/g_m$ and r_0 .



Diode-connected transistor

Impedance seen looking into the source.



In this case we have three resistances in parallel: $1/g_m$, $1/g_{mb}$ and r_0 .

Kumasi, December 2003



Diode-connected transistor

Impedance seen looking into the drain with a resistor R_s between the source and ground. G, D



Without bulk effect (g_{mb}) and the channel length modulation (r_0) we would see the series of $1/g_m$ and R_s . If $R_s = 0$ we find again $1/g_m$.

Kumasi, December 2003



CSS with diode-connected load



Small signal gain

$$\mathbf{G} = -\mathbf{g}_{m1} \cdot \mathbf{R}_{out} = -\mathbf{g}_{m1} \cdot (\mathbf{R}_{D1} // \mathbf{R}_{S2})$$

$$G = -g_{m1} \cdot \frac{1}{g_{m2} + g_{mb2} + \frac{1}{r_{02}} + \frac{1}{r_{01}}} \approx -\frac{g_{m1}}{g_{m2}} \cdot \frac{g_{m2}}{g_{m2} + g_{mb2}} = -\frac{1}{n_2} \cdot \frac{g_{m1}}{g_{m2}}$$

For T₁ and T₂ in strong inversion $G = -\frac{1}{n_2} \cdot \sqrt{\frac{(W/L)_1}{(W/L)_2}}$

The equations above can be obtained in three different ways:

- Using the results found for single transistors (as we have done)
- Starting from the DC equations and doing some mathematics (boring...)
- Using the small signal equivalent circuit (see next slide)

In an N-well CMOS process, the bulk contacts of all the NMOS are connected together to ground (substrate). On the other hand, each bulk contact of the PMOS (each well) can be connected to a desired signal.

Kumasi, December 2003



Small signal circuit





CSS with diode-connected load

Substituting the NMOS load with a PMOS load, we get rid of the bulk effect.



Drawbacks of this configuration:

- It is difficult to have high gain
- $\mathbf{V}_{\text{out}_\text{max}} = \mathbf{V}_{\text{DD}} |\mathbf{V}_{\text{GS2}}|$.
- To have gain, $(W/L)_2$ is made smaller than $(W/L)_1$. This will limit the maximum output voltage, since $|V_{GS2}|$ will be quite higher than V_{T2} .



CSS with Current Source load

To increase the gain, we can use the output resistance of a transistor. T2 provides the DC current bias to T1, and has a high output impedance. The bias current is determined by V_b.



Small signal
$$G = -g_{m1}(r_{01} // r_{02}) = -g_{m1} \cdot \frac{1}{\frac{1}{r_{02}} + \frac{1}{r_{01}}} = -g_{m1} \cdot \frac{r_{01} \cdot r_{02}}{r_{01} + r_{02}}$$

This solution gives a much higher gain than the other solutions and has a better DC output swing, since $V_{out_max} = V_{DD} - |V_{DS2_sat}|$ and $V_{out_min} = V_{DS1_sat}$.

The output of the circuit shown is in an undefined state (highimpedance node). This circuit needs therefore an "external system" to fix its output DC bias point (we need a feedback network!).



CSS-CSL = Common Source Stage with Current Source Load





Small signal simulations



We inject at the input a sinusoid with frequency 1 kHz, peak to peak amplitude 1 mV and DC offset = 0.635 V.

The DC offset is important to be in the right bias point (especially for the output!)

With a current of just 100 μ A and the same input transistor dimensions as in the case of the CSS with load resistor, we have a gain of –373.

N.B. The output current is smaller than what it should be. The bias point is so critical that the simulator has some problems...

Kumasi, December 2003



CSS with Triode load

This circuit is the same as the CSS with Current Source load, but the gate bias of transistor T2 is low enough to make sure that T2 works in the linear region and therefore it behaves as a resistor.



Small signal gain

$$\mathbf{G} = -\mathbf{g}_{m1} \cdot \frac{1}{\mu_{P} \mathbf{C}_{ox} \frac{\mathbf{W}_{2}}{\mathbf{L}_{2}} \left(\mathbf{V}_{DD} - \mathbf{V}_{b} - \mathbf{V}_{TP} \right)}$$

 $V_{in} = \begin{bmatrix} T_{1} \\ T_{1} \end{bmatrix}$ $V_{out} = \begin{bmatrix} T_{1} \\ T_{1} \end{bmatrix}$ $V_{b} < V_{out} = V_{TP} \text{ (where } V_{TP} \text{ is a positive number). If we can not take } V_{b} < 0 \text{ V, we can take it } = 0 \text{ V. In this}$ case we must have $V_{out} > V_{TP}$.

The principal drawback of this circuit is that the small-signal gain depends on many parameters.



CSS with Source Degeneration



In some applications, the square-law dependence of the drain current upon the gate overdrive voltage introduces excessive non linearity. R_s "smoothes" this effect since it takes a portion of the gate overdrive voltage. At the limit, for $R_s >> 1/g_m$, the small signal gain does not depend on g_m (and therefore on I_{DS}) anymore.

It is interesting to note that the approximated small signal gain (which can be easily calculated with the small signal equivalent circuit) can also be calculated as if R_s and $1/g_m$ were two resistors in series.

Small signal gain (approximation)

$$\mathbf{G} = -\frac{\mathbf{g}_{m}}{\mathbf{1} + \mathbf{g}_{m}\mathbf{R}_{s}} \cdot \mathbf{R}_{D} = -\frac{\mathbf{R}_{D}}{\frac{1}{\mathbf{g}_{m}} + \mathbf{R}_{s}}$$



CSS with Source Degeneration

The approximated small signal voltage gain can also be seen as the product of the small signal equivalent transconductance of the degenerated CS Stage multiplied by the total resistance seen at the output (R_D).

To calculate the exact small signal voltage gain we need the exact small signal equivalent transconductance and the output resistance of the degenerated CS Stage. Both these quantities can be calculated with the equivalent small signal circuits.

$$V_{DD}$$

$$V_{DD}$$

$$R_{D}$$

$$R_{D}$$

$$V_{out}$$

$$V_{out}$$

$$V_{out}$$

$$V_{out}$$

$$K_{S}$$

$$Exact small signal equivalent transconductance (with channel length modulation and bulk effect)$$

$$G = -\frac{g_{m}}{1+g_{m}R_{s}} \cdot R_{D} = -g_{m_{eq}} \cdot R_{D}$$

$$G = -\frac{g_{m}}{1+g_{m}R_{s}} \cdot R_{D} = -g_{m_{eq}} \cdot R_{D}$$

$$g_{m_{eq}} = \frac{g_{m}r_{0}}{R_{s} + r_{0} + (g_{m} + g_{mb}) \cdot R_{s} \cdot r_{0}}$$

$$DO \text{ IT YOURSELF} AS AN EXERCISE!$$



CSS with Source Degeneration

Calculation of the output resistance of the degenerated CS Stage.





Exact small signal gain of the degenerated CS Stage.



Exercise: try to obtain the same equation with the complete small signal circuit

Kumasi, December 2003



Source Follower (SF)

The analysis of the Common Source Stage (CSS) with current source load demonstrated that to have a high voltage gain we have to have a high load impedance. If we want to use a CSS to drive a low impedance load, we have to put a "buffer" between the CSS and the load. The simplest buffer is the Source Follower (also called Common Drain Stage).



How do we obtain the small signal gain? We could use the small signal equivalent circuit or we can be clever and reuse what we have seen up to now!

$$\mathbf{G} = \frac{\mathbf{V}_{\text{out}}}{\mathbf{V}_{\text{in}}} = \mathbf{g}_{\text{m}} \cdot \left(\mathbf{R}_{\text{s}} / / \frac{1}{\mathbf{g}_{\text{m}} + \mathbf{g}_{\text{mb}} + 1/r_{0}} \right)$$

$$\mathbf{G} = \frac{\mathbf{g}_{m}}{\mathbf{g}_{m} + \mathbf{g}_{mb}} + \frac{1}{\mathbf{r}_{0}} + \frac{1}{\mathbf{R}_{s}} = \frac{\mathbf{g}_{m} \cdot \mathbf{R}_{s}}{1 + (\mathbf{g}_{m} + \mathbf{g}_{mb}) \cdot \mathbf{R}_{s}}$$

The gain of our buffer is never one! It is, in the best case, 1/n



Source Follower (SF)

The Source Follower with a resistor is highly non linear, since the drain current in T1 is a strong function of the input DC level. We can therefore replace the resistor with a current source.

$$\mathbf{G}_{\text{SF}_{\text{NMOS}}} = \mathbf{g}_{\text{m1}} \cdot \left(\mathbf{r}_{02} \, / / \frac{1}{\mathbf{g}_{\text{m1}} + \mathbf{g}_{\text{mb1}} + 1/\mathbf{r}_{01}} \right) = \frac{\mathbf{g}_{\text{m1}}}{\mathbf{g}_{\text{m1}} + \mathbf{g}_{\text{mb1}} + 1/\mathbf{r}_{01} + 1/\mathbf{r}_{02}}$$



The gain is in this case close to 1/n (still not 1...). The circuit is still non linear due to the body effect (non linear dependence of V_{T1} upon the source potential). This can be solved using a PMOS Source Follower, in which both the transistors have the body (well) connected to the source. In this case, we have:

$$\mathbf{G}_{\text{SF}_{\text{PMOS}}} = \mathbf{g}_{\text{m1}} \cdot \left(\mathbf{r}_{02} \, / / \frac{1}{\mathbf{g}_{\text{m1}} + 1/r_{01}} \right) = \frac{\mathbf{g}_{\text{m1}}}{\mathbf{g}_{\text{m1}} + 1/r_{01} + 1/r_{02}}$$

The gain can be in this case very close to one!



Source Follower drawbacks



$$\begin{split} \mathbf{G} &= \mathbf{g}_{m1} \cdot \left(\mathbf{R}_{L} \, / / r_{02} \, / / \frac{1}{\mathbf{g}_{m1} + 1 / r_{01}} \right) = \frac{\mathbf{g}_{m1}}{\mathbf{g}_{m1} + 1 / r_{01} + 1 / r_{02} + 1 / \mathbf{R}_{L}} \\ & \mathbf{G} \approx \frac{\mathbf{g}_{m1}}{\mathbf{g}_{m1} + 1 / \mathbf{R}_{L}} = \frac{\mathbf{R}_{L}}{\mathbf{R}_{L} + 1 / \mathbf{g}_{m}} \end{split}$$

If the source follower has to drive a low impedance, we risk to have a gain which is significantly smaller than one. Another important drawback is that source followers shift the signal by one V_{GS} . This is a drawbacks especially in low voltage circuit, where this causes a limitation in the voltage headroom. On the other hand, if the power supply voltage is high enough, source followers can be used as voltage level shifters.



Common-Gate Stage (CGS)

In Common-Source Stages and Source Followers the input signal is applied to the gate. We can also apply it to the source, obtaining what is called a Common-Gate Stage (CGS)



The input impedance of a CGS is relatively low, but this only if the load impedance in low. The gain is slightly higher to the one of a CSS, since we apply the signal to the source. N.B. We have calculated the small signal gain using 2 different methods (red and blue). The results are identical!

Kumasi, December 2003

Common-Gate Stage (CGS)

With the results obtained, it is now very easy to study the most "general" case, which includes the impedance R_s of the signal source, the channel modulation effect and the bulk effect. Let's call R_{in} the resistance seen by the ideal voltage source.



$$R_{in} = R_{s} + \frac{R_{D} + r_{0}}{1 + (g_{m} + g_{mb}) \cdot r_{0}} \qquad \qquad \frac{V_{in}}{R_{in}} \cdot R_{D} = V_{out}$$
$$G = \frac{V_{out}}{V_{in}} = \frac{R_{D}}{R_{in}} = R_{D} \cdot \frac{1 + (g_{m} + g_{mb}) \cdot r_{0}}{R_{s} \cdot [1 + (g_{m} + g_{mb}) \cdot r_{0}] + R_{D} + r_{0}}$$

This result is very similar to the one of a Common Source Stage with source degeneration. The gain here is still slightly higher due to the body effect. It is now also easy to calculate the resistance seen into the output.

$$\mathbf{R}_{out} = \mathbf{R}_{D} / / \mathbf{R}_{out_CSS_deg}$$
$$\mathbf{R}_{out_CSS_deg} = \mathbf{r}_{0} + \mathbf{R}_{S} + (\mathbf{g}_{m} + \mathbf{g}_{mb}) \cdot \mathbf{r}_{0} \mathbf{R}_{S}$$



Cascode Stage (CascS)

The "cascade" of a Common-Source Stage (V-I converter) and of a Common-Gate Stage is called a "Cascode".



Cascode Stage Output Resistance

One nice property of the cascode stage can be discovered looking at the resistance seen in the drain of T2. This is quickly done if we look at T2 as a Common-Source Stage with a degeneration resistor = r_{01} .



$$\mathsf{R}_{\mathsf{out}_\mathsf{CSS}_\mathsf{deg}} = \mathsf{r}_0 + \mathsf{R}_{\mathsf{S}} + (\mathsf{g}_{\mathsf{m}} + \mathsf{g}_{\mathsf{mb}}) \cdot \mathsf{r}_0 \mathsf{R}_{\mathsf{S}}$$

 $\mathbf{R}_{\text{out}_CascS} = \mathbf{r}_{01} + \mathbf{r}_{02} + (\mathbf{g}_{m2} + \mathbf{g}_{mb2}) \cdot \mathbf{r}_{01} \mathbf{r}_{02} \approx (\mathbf{g}_{m2} + \mathbf{g}_{mb2}) \cdot \mathbf{r}_{01} \mathbf{r}_{02}$

Compared to a CSS, the output impedance is "boosted" by a factor $(g_{m2} + g_{mb2}) r_{02}$.

The disadvantage of the cascode configuration is that the minimum output voltage is now the sum of the saturation voltages of T1 and T2. It must therefore be used with care in low voltage circuits.

Kumasi, December 2003

CERN X

CascS with current source load

To fully profit of the high output impedance of the cascode stage, it seems natural to load it with a high impedance load, like a current source.



$$R_{out_CascS} = r_{01} + r_{02} + (g_{m2} + g_{mb2}) \cdot r_{01}r_{02}$$

$$R_{out} = R_{out_CascS} // r_{03}$$

$$\mathbf{G} \approx -\mathbf{g}_{m1}\mathbf{R}_{out}$$

If r₀₃ is not high enough, we can use the cascode principle to boost the output impedance of the current source as well.

N.B. Remember that the DC output level here is not well defined, and that we will need a feedback loop.





This solution is has a lower output impedance than the standard CascS and consumes more current for the same performance.



Outline

- Single-stage amplifiers
- The differential pair
 - Differential signal advantages
 - The differential pair
 - Common Mode Analysis
 - Large Signal Analysis
 - Small Signal Analysis
 - Common Mode Rejection Ratio (CMMR)
 - Differential pair with MOS loads
 - Differential Pair Mismatch
- The current mirror
- Differential pair + active current mirror
- Frequency analysis of an amplifier
- Operational amplifier (op amp) design



A single-ended signal is defined as a signal measured with respect to a fixed potential (usually, ground).

A differential signal is defined as a signal measured between two nodes which have equal and opposite signal excursions. The "center" level in differential signals is called the Common-Mode (CM) level. The most important advantage of differential signals over single-ended signals is the much higher immunity to "environmental" noise. As an example, let's suppose to have a disturbance on the power supply.





Single-Ended vs Differential

The Common-Mode disturbances disappear in the differential output.





Differential Pair (DP)



The current source has a very important function, since it makes the sum of the currents in the two branches $(I_1 + I_2 = I_{SS})$ independent from the input common mode voltage.

 $\mathbf{V}_{\text{out,CM}} = \mathbf{V}_{\text{DD}} - \mathbf{R}_{\text{D}} \cdot \frac{\mathbf{I}_{\text{SS}}}{2}$

The output common mode voltage is then given by:

Kumasi, December 2003




DP – Common mode analysis

To better understand what can be the maximum voltage excursion of the input, we substitute the ideal current source with a real one.





DP - Large signal analysis

With the basic transistor equations, some patience and some mathematics we can obtain the equation for the plot shown.





Deriving the current difference as a function of the input voltage difference we obtain the transconductance G_m of the differential pair.





DP small signal gain

From the transconductance G_m of the differential pair when the differential stage is balanced ($\Delta v_{in} = 0$), we obtain the small signal gain G.

$$\mathbf{G}_{m} = \sqrt{\frac{2\beta}{n} \frac{\mathbf{I}_{SS}}{2}} \qquad \Delta \mathbf{V}_{out} = -\mathbf{R}_{D} \cdot \Delta \mathbf{I} = -\mathbf{R}_{D} \cdot \mathbf{G}_{m} \cdot \Delta \mathbf{V}_{in}$$
$$\mathbf{G} = \frac{\Delta \mathbf{V}_{out}}{\Delta \mathbf{V}_{in}} = -\mathbf{R}_{D} \cdot \sqrt{\frac{2\beta}{n} \frac{\mathbf{I}_{SS}}{2}}$$

The term circled in red looks suspiciously familiar to us...

It is the transconductance in strong inversion of a transistor carrying a current $I_{ss}/2$! So we can write

$$\mathbf{G} = -\mathbf{R}_{\mathrm{D}} \cdot \mathbf{g}_{\mathrm{m}}$$



DP small signal gain

Now that we know it, is is quite obvious to recognize it looking again at the circuit schematic.



We can see the circuit as two common source stages with degenerated resistor, and superimpose the effects.

Or, even better, we can realize that the point P is (ideally) AC grounded.

$$\mathbf{v}_{out1} = -\mathbf{g}_{m} \cdot \mathbf{R}_{D} \cdot \mathbf{v}_{in1}$$
$$\mathbf{v}_{out2} = -\mathbf{g}_{m} \cdot \mathbf{R}_{D} \cdot \mathbf{v}_{in2}$$
$$\mathbf{v}_{out1} - \mathbf{v}_{out2} = -\mathbf{g}_{m} \cdot \mathbf{R}_{D} \cdot (\mathbf{v}_{in1} - \mathbf{v}_{in2})$$



DP Common Mode gain

We have seen that ideally in a differential pair the output voltage does not depend on the common mode input voltage. But in fact the non infinite output impedance r_{03} of the current source has an influence, since the point P do not behave as an AC ground anymore. The symmetry in this circuit suggests that we can see it as two identical half circuits in parallel. This makes the analysis much easier.





Common Mode Rejection Ratio

The variation of the common mode output voltage with the common mode input voltage is generally small and not so worrying. MUCH MORE concerning is when we have a differential output as a consequence of a common mode variation at the input! This can happen if the circuit is not fully symmetric (mismatch!). Let's call G_{CM-DM} the gain of this common-mode to differential-mode conversion. A difference in the transconductances of the two transistors, for example, would give:

$$\mathbf{G}_{\mathsf{CM}-\mathsf{DM}} = \frac{\Delta \mathbf{g}_{\mathsf{m}} \cdot \mathbf{R}_{\mathsf{D}}}{\left(\mathbf{g}_{\mathsf{m}1} + \mathbf{g}_{\mathsf{m}2}\right)\mathbf{r}_{\mathsf{03}} + \mathbf{1}}$$

We see that it is essential to have a good current source (very high r_{03}). To make possible a meaningful comparison between different differential circuit, we want to compare the undesirable differential output given by a common mode input variation and the wanted differential output given by a differential input.

We define the Common Mode Rejection Ratio (CMRR) as: $CMRR = \frac{G}{G_{CM-DM}}$

Taking into account ONLY the transconductance mismatch, we obtain $CMRR \approx \frac{g_m}{\Delta g_m} (1 + 2g_m r_{03})$

Kumasi, December 2003



To analyze the two circuits we can now make use of the half-circuit concept and profit from all the results obtained up to now.





Cascode Differential Pair

And, of course, the gain can be boosted using common-gate stages.



$$\mathbf{G} \approx -\mathbf{g}_{m1} (\mathbf{g}_{m3} \mathbf{r}_{03} \mathbf{r}_{01} // \mathbf{g}_{m5} \mathbf{r}_{05} \mathbf{r}_{07})$$

Cascode stages were used a lot in the past, when the supply voltages were relatively high (few volts).

In deep submicron technologies they are used with more care.



Differential pair mismatch

The two transistors have the same drain current





Outline

- Single-stage amplifiers
- The differential pair
- The current mirror
 - Standard Current Mirror
 - Cascode Current Mirror
 - Low-voltage Cascode Current Mirror
 - Current Mirror Output Impedance
 - Current Mirror Mismatch
- Differential pair + active current mirror
- Frequency analysis of an amplifier
- Operational amplifier (op amp) design



Current mirror (CM)



To have an exact replica of the reference current, we have to make the transistor identical AND they must have the same V_{DS} . When this is not possible, choosing long devices reduces the effect of λ . Precise current ratios can be obtained playing with the ratio between the transistor widths (not the lengths!).

Kumasi, December 2003



Current mirror simulation

0.25 μ m technology, V_{DD} = 2.5 V, I_{REF} = 100 μ A, W_R = W₁ = 100 μ m, L_R = L₁





 $\begin{array}{c|c}
& & & & I_3 \\
& & & & & V_{DD} \\
& & & & & V_{D3} \\
& & & & & & W_3 \\
& & & & & & V_{G3} \\
& & & & & V_{D2} \\
& & & & & V_{D2} \\
& & & & & & V_{D2} \\
& & & & & & W_2 \\
& & & & & & U_2 \\
& & & & & & U_2$

 V_{G3} must be fixed so that $V_{D1} = V_{D2}$.

Making $L_1 = L_2$ and therefore having $\lambda_1 = \lambda_2$, we obtain that the current I_3 practically does not depend on the voltage V_{D3} . Of course, all the devices must be in saturation (the circuit is not suitable for low voltage applications).

$$\mathbf{I}_{3} = \mathbf{I}_{\mathsf{REF}} \cdot \frac{\mathbf{W}_{2} / \mathbf{L}_{2}}{\mathbf{W}_{1} / \mathbf{L}_{1}}$$
$$\Delta \mathbf{V}_{\mathsf{D2}} \approx \frac{\Delta \mathbf{V}_{\mathsf{P}}}{(\mathbf{g}_{\mathsf{m3}} + \mathbf{g}_{\mathsf{mb3}}) \cdot \mathbf{r}_{\mathsf{03}}}$$

Important: L_3 can be different from L_1 and L_2 .

How do we fix V_{G3} so that $V_{D1} = V_{D2}$?



Cascode current mirror (CCM)



Transistor 4 does the job here! Transistors 1 & 2 decide the current ratio. Transistors 3 & 4 fix the bias V_{D1} = V_{D2}. These results are valid even if transistors 3 & 4 suffer from body effect.

$$\mathbf{I}_3 = \mathbf{I}_{\mathsf{REF}} \cdot \frac{\mathbf{W}_2 / \mathbf{L}_2}{\mathbf{W}_1 / \mathbf{L}_1}$$

 $\frac{W_2/L_2}{W_1/L_1} = \frac{W_3/L_3}{W_4/L_4}$

The problem of this current mirror is that $V_{D3} > V_{DS3} + V_{GS2}$.



0.25 μm technology, V_{DD} = 2.5 V, I_{REF} = 100 μA





Low Voltage CCM (LVCCM)



The main difference of this current mirror compared to the standard cascode current mirror is that here we can lower the voltages V_{D1} and V_{D2} to the limit of the saturation of transistors T1 and T2.

$$I_{3} = I_{REF} \cdot \frac{W_{2}/L_{2}}{W_{1}/L_{1}}$$
$$\frac{W_{2}/L_{2}}{W_{1}/L_{1}} = \frac{W_{3}/L_{3}}{W_{4}/L_{4}}$$

The minimum output voltage (V_{D3}) here is just two saturation voltages.



Low Voltage CCM simulation (1)

0.25 μ m technology, V_{DD} = 2.5 V, I_{REF} = 100 μ A









Current mirrors: comparison





Current mirror output impedance

CCM **LVCCM Standard CM** V_{DD} **V**_{out} **V**_{out} V_{DD} $V_{\underline{D}\underline{D}}$ I_{REF} REF out out **V**_{out} I_{REF} W_4 V_b W_3 W₄ W₃ L₄ L₄ l_{out},' W_R W₁ W₁ W₂ W₁ W_2 L_R L₁ L_2 **L**₂ **GND GND GND** $\mathbf{r}_{out} = \mathbf{r}_{02} + \mathbf{r}_{03} + (\mathbf{g}_{m3} + \mathbf{g}_{mb3}) \cdot \mathbf{r}_{02} \mathbf{r}_{03}$ $\mathbf{r}_{out} = \mathbf{r}_{01}$



Current mirror mismatch

The two transistors have the same gate voltage







- Single-stage amplifiers
- The differential pair
- The current mirror
- Differential pair + active current mirror
 - > Common mode, small signal and large signal analysis
 - ➢ Noise
 - Offset
- Frequency analysis of an amplifier
- Operational amplifier (op amp) design



Differential Pair + Active CM

Current mirrors can also process a signal, and they can therefore be used as active elements. A differential pair with an active current mirror is also called a differential pair with active load. The current mirror here has also the important role to make a differential to single-end conversion!



Common Mode Analysis

$$\mathbf{V}_{\text{in,CM}_\text{min}} = \mathbf{V}_{\text{GS1}} + \mathbf{V}_{\text{DS}_\text{SAT5}}$$

$$\mathbf{v}_{\text{in,CM}_{\text{max}}} = \min \left(\mathbf{V}_{\text{DD}} - \mathbf{V}_{\text{GS3}} + \mathbf{V}_{\text{T1}} \text{, } \mathbf{V}_{\text{DD}} \right)$$

Maximum output excursion

$$\mathbf{V}_{\mathsf{out_min}} = \mathbf{V}_{\mathsf{DS_SAT2}} + \mathbf{V}_{\mathsf{DS_SAT5}}$$

$$\mathbf{V}_{\mathsf{out}_\mathsf{max}} = \mathbf{V}_{\mathsf{DD}} - \mathbf{V}_{\mathsf{DS}_\mathsf{SAT4}}$$



Differential Pair + Active CM

Let's now calculate the small-signal behavior, neglecting the bulk effect for simplicity. The circuit is NOT symmetric, and therefore we can not use the halfcircuit principle here. As a first approximation, we can consider the common sources of the input transistors as a virtual ground. The small-signal gain G can be seen as the product of the total transconductance of the stage and of the



$$\mathbf{G} = \mathbf{G}_{m} \cdot \mathbf{R}_{out}$$

$$i_{out} = -g_{m1} \frac{v_{in}}{2} - g_{m2} \frac{v_{in}}{2} = -g_{m1,2} \cdot v_{in}$$
$$G_m = \frac{i_{out}}{v_{in}} = -g_{m1,2}$$
$$R_{out} = r_{02} // r_{04}$$
$$G = -g_{m1,2} (r_{02} // r_{04})$$



Differential Pair + Active CM

In reality, the current source is not ideal, and this has an effect on the gain we have just calculated. This effect is in general negligible. What is not negligible is the effect of r₀₅ on the common mode gain. For a common mode input signal the circuit can be seen symmetric! It can be shown that even for a perfectly symmetric circuit (no mismatch) a CM signal at the input ($\Delta v_{in,CM}$) generates an unwanted signal at the output (Δv_{out}).



2g_{m1,2}

g_{m1,2}



Noise in a DP + Active CM





Noise in a DP + Active CM







Offset of a DP + Active CM



RANDOM OFFSET (WORST CASE)

$$\mathbf{V}_{off} = \Delta \mathbf{V}_{T1,2} + \frac{\mathbf{I}}{\mathbf{g}_{m1,2}} \left(\frac{\Delta \beta_{1,2}}{\beta_{1,2}} + \frac{\Delta \beta_{3,4}}{\beta_{3,4}} + \frac{\mathbf{g}_{m3,4}}{\mathbf{I}} \Delta \mathbf{V}_{T3,4} \right)$$

SYSTEMATIC OFFSET

The difference in the drain voltages of T1 and T2 gives origin a difference in the DC currents in the two branches.

"COMMON MODE" OFFSET

As we have already seen, a common mode signal at the input gives a non zero output voltage signal.



List of Acronyms

- CSS: Common-Source Stage
- CSS-CSL: Common-Source Stage with Current Source Load
- SF: Source Follower (also called Common-Drain Stage)
- CGS: Common-Gate Stage
- CascS: Cascode Stage = CSS + CGS
- FCascS: Folded Cascode Stage
- DP: Differential Pair
- CM: Current Mirror
- CCM: Cascode Current Mirror
- LVCCM: Low-Voltage Cascode Current Mirror
- CMRR: Common Mode Rejection Ratio







- Single-stage amplifiers
- The differential pair
- The current mirror
- Differential pair + active current mirror
- Frequency analysis of an amplifier
 - Low pass filter analysis
 - Bode diagrams
 - Miller's Theorem
 - Frequency response of a Common Source Stage
 - Feedback
 - Stability issues in an amplifier
- Operational amplifier (op amp) design



Low-pass filter – time domain



We can integrate the differential equation with the initial condition that the capacitor is not charged for t = 0 s (i.e. V _{out}(0+) = 0). We obtain:

$$v_{out}(t) = 1 - e^{-\frac{t}{RC}}$$

For more complex circuits, the equations become difficult to manage...

Kumasi, December 2003



Low-pass filter – time domain





In the *frequency* domain (s), the resistor has an impedance R and the capacitor has an impedance 1/sC. This allows calculating very easily the *transfer function* H(s) from input to output.



At this point, we can use the Laplace transformation to have the frequency representation of the input signal. This, multiplied by the transfer function, gives the output signal (as a function of the frequency). Anti-transforming by Laplace gives the output signal as a function of the time.



A complex number has the form $s = a + j \cdot b$, where $j = \sqrt{-1}$ We can associate a sinusoid of a given frequency to a complex number



Kumasi, December 2003


Fourier Transformation

A signal f(t) can be obtained superposing sinusoids and cosinusoids of different frequencies (harmonic components of the signal). We can therefore write:

$$\mathbf{f(t)} = \frac{1}{2\pi} \int_{-\infty}^{+\infty} \mathbf{f(\omega)} \mathbf{e}^{j\omega t} d\omega = \frac{1}{2\pi} \int_{-\infty}^{+\infty} \rho_{\omega} \mathbf{e}^{j(\omega t + \theta_{\omega})} d\omega$$

 $f(\omega) = \int_{-\infty}^{+\infty} f(t) e^{-j\omega t} dt$

f(ω) is the Fourier Transformation of the signal f(t). It describes the harmonic composition (spectrum) of the signal.

 $\rho_{\omega}d\omega/2\pi$ is the amplitude of the wave of frequency ω , θ_{ω} is the phase. The Fourier Transformation is limited to the class of signals for which the above integral exists. Many signals useful in our field do not satisfy this requirement!



Laplace Transformation

Instead of using sinusoids of constant amplitude ($e^{-j\omega t}$) as spectral components of the signal, we can use "generalized" sinusoids ($e^{-st} = e^{-\alpha t} e^{-j\omega t}$), which have an amplitude which varies with time. This help the integral which appears in the Fourier Transformation to converge. We obtain in this way the Laplace Transformation.



$$f(t) = \frac{1}{2\pi j} \int_{-\infty}^{+\infty} f(s) e^{st} ds$$

 $f(s) = \int_{-\infty}^{+\infty} f(t) e^{-st} dt$



Laplace Transformation properties

Property [t]	Time Function	Transformation	Property [s]
Linearity	$\mathbf{c}_1 \cdot \mathbf{f}_1(\mathbf{t}) + \mathbf{c}_2 \cdot \mathbf{f}_2(\mathbf{t})$	$c_1 \cdot f_1(s) + c_2 \cdot f_2(s)$	Linearity
Derivation	df(t) dt	s ⋅ f(s)	Multiplication by s
Integration	∫f(t)dt	$\frac{1}{s} \cdot f(s)$	Division by s
Multiplication by t	t · f(t)	_ <mark>df(s)</mark> ds	Derivation
Translation in time	f(t – T)	e ^{−sT} · f(s)	Multiplication by an exponential
Convolution	f(t) * g(t)	f(s) · g(s)	Multiplication



Laplace Transformation examples

f(t)	Graphical representation in the time domain	f(s)
δ (t)	t	1
1(t)	$1 \longrightarrow t$	1 s
t · 1(t)	\longrightarrow t	$\frac{1}{s^2}$
e ^{-t/τ} · 1(t)	$1 \longrightarrow t$	$\frac{1}{s+1/\tau}$



Low-pass filter response





Bode diagrams

Many interesting properties of the frequency behavior of a given circuit can be obtained plotting the module and the phase of the Transfer Function as a function of the frequency. These plots are called Bode diagrams. In the general case, a transfer function is given by the ratio between two polynomials. The roots of the numerator polynomial are called zeros, the roots of the denominator polynomials are called poles. In the case of the already analyzed low-pass filter with RC = 1 ms, the Bode diagrams look like:





Low pass filter simulation



A the input we have the superposition of two sinusoids with frequencies 100 rad/s and 10 krad/s and peak-to-peak amplitudes 1 V and 100 mV respectively





An IMMENSE advantage of the Laplace transformation is that the total transfer function of a given circuit made up by several blocks in series can be obtained as the product of the transfer functions of each single block.

$$H_1(s) = \frac{1}{1 + s\tau_1} \longrightarrow H_2(s) = \frac{1}{1 + s\tau_2} \longrightarrow H_3(s) = 1 + s\tau_3$$

$$\mathbf{H}(\mathbf{s}) = \mathbf{H}_{1}(\mathbf{s}) \cdot \mathbf{H}_{2}(\mathbf{s}) \cdot \mathbf{H}_{3}(\mathbf{s})$$



Kumasi, December 2003



IF the circuit (a) can be converted to the circuit (b), then we can write:

$$Z_{1} = \frac{Z}{1-G} \qquad \qquad Z_{2} = \frac{Z}{1-\frac{1}{G}} \qquad \qquad G = \frac{V_{Y}}{V_{X}}$$

It is not trivial to find out beforehand if the conversion can be done or not. What it is interesting for us is that Miller's theorem is valid when the impedance Z is in parallel with the main signal. This will always be the case in our examples.



Frequency response of a CSS



To analyze this circuit we have two possibilities:

• Use the equivalent circuit, mathematics and patience (and obtain the exact result)

• Use the Miller's theorem and make some approximations.

With the small signal equivalent circuit we have:

$$\frac{v_{out}(s)}{v_{in}(s)} = -g_m R_D \frac{1 - \frac{C_{GD}}{g_m}s}{R_s R_D (C_{GS} C_{GD} + C_{GS} C_{DB} + C_{GD} C_{DB})s^2 + [R_s (1 + g_m R_D) C_{GD} + R_s C_{GS} + R_D (C_{GD} + C_{DB})]s + 1}$$

And here is quite difficult to conclude something about the frequency behavior of a common-source stage!

Kumasi, December 2003



Using the Miller's theorem, C_{GD} can be split in two capacitances, one put at the input multiplied by (1-G) and one at the output multiplied by (1-1/G). It is quite easy now to see two poles, one at the input and one at the output.





From the exact expression of the transfer function we can find the two poles (zeros of the denominator). It is possible to show that the two poles obtained with Miller's theorem are a good approximation. The main difference between the exact and the approximated H(s) is the zero!

A zero in a transfer function means that at the frequency of the zero $H(s_z) = 0$, and therefore $V_{out}(s_z) = 0$ (for a given input). Moreover, the currents in the capacitor C_{GD} and in the transistor must be equal and opposite. This allows to calculate the V_{DD} frequency of the zero.











 $\tau_{out} \approx C_{L} (r_{02} // r_{04})$



Feedback



- A(s) is the open loop transfer function
- F(s) is the feedback network transfer function
- G(s) is the closed loop transfer function
- A(s)F(s) is the loop gain
- If the feedback is negative, the loop gain is negative

• For
$$|G_{loop}(s)| >> 1$$
, we have that $G(s) = -\frac{1}{F(s)}$



Negative feedback reduces substantially the gain of a circuit, but it improves several other characteristics:

• Gain desensitization: the open loop transfer function is generally dependent on many varying quantities, given by the active components in the circuit. Using a passive feedback network, we can reduce the dependence of the gain variation on the variations of the open loop transfer function.

 $\frac{dG}{G} = \frac{dA}{A} \frac{1}{1 - G_{loop}}$

- Reduction of nonlinear distortion
- Reduction or increase (depending on the feedback topology) of the input and output impedances by a factor 1-G_{loop}.
- Increase of the bandwidth





The gain-bandwidth product does not change with feedback!

Kumasi, December 2003



Stability Criteria



Kumasi, December 2003



Phase Margin

We have seen that to ensure stability |fA(s)| must be smaller than 1 before $\angle fA(s)$ reaches - 180°. But, in fact, to avoid oscillation and ringing, we must have a bit more margin.

We define phase margin (PM) the quantity $180^\circ + \angle fA(\omega_1)$, where ω_1 is the gain crossover frequency. It can be shown that, to have a stable system with no ringing (for small signals) we must have PM > 60°. If we want to have an amplifier which responds to a large input step without ringing, PM must be even higher.





Single-pole op-amps would always be stable (the phase does not go below - 90°). But a typical op-amp circuit always contains several poles (and zeros!). These op-amps can easily be unstable, and they need therefore to be compensated. This is generally done lowering the frequency of the dominant pole.

To do so, we must add a capacitor, which is some cases can be quite large. One way of compensating a two-stage op amps is to add a capacitance across the second stage. This capacitance is multiplied by the Miller effect, and therefore it does not need to be too large! The Miller compensation capacitor has also the nice property to move the non dominant pole to higher frequencies. This effect is called pole splitting.

Miller compensation also introduces a zero which contributes a phase shift of - 90°. This can be a serious issue, and it must be taken into account compensating the circuit.





- Single-stage amplifiers
- The differential pair
- The current mirror
- Differential pair + active current mirror
- Frequency analysis of an amplifier
- Operational amplifier (op amp) design
 - Single-stage op amps
 - Two-stage op amps
 - One simple design example
 - Low voltage issues



Op-amp application examples



The above equations are valid only if the gain of the op-amp is very high!

Kumasi, December 2003



Single-stage Op Amp



Several different solutions can be adopted to make a Single-stage amplifier. If high gains are needed, we can use, for example, cascode structures.

With single-stage amplifiers it is difficult to obtain at the same time high gain and voltage excursion, especially when other characteristics are also required, such as speed and/or precision.

Two-stage configurations in this sense are better, since they decouple the gain and voltage swing requirements.



Two-stage Op Amp



The second stage is very often a CSS, since this allows the maximum voltage swing.

The output voltage swing in this case is V_{DD} - |2V_{DS_SAT}|

Kumasi, December 2003



Two-stage Op Amp

 $\mathbf{G} = \left\{ \mathbf{g}_{m1,2} \left[(\mathbf{g}_{m3,4} + \mathbf{g}_{mb3,4}) \mathbf{r}_{03,4} \mathbf{r}_{01,2} \right] // \left[(\mathbf{g}_{m5,6} + \mathbf{g}_{mb5,6}) \mathbf{r}_{05,6} \mathbf{r}_{07,8} \right] \right\} \cdot \mathbf{g}_{m9,10} \left(\mathbf{r}_{09,10} // \mathbf{r}_{011,12} \right)$



To increase the gain, we can again make use, in the first stage, of cascode structures.



Two-stage Op Amp





Two-stage op amps can also have a single-ended output. In this case, we kept the differential behavior of the first stage, and is the current mirror T7-T8 which does the differential-to-single ended conversion.

Kumasi, December 2003



Design Example

OTA Miller – Two stage op-amp with Miller compensation





Conditions: $I_{bias} = 120 \ \mu A$, $C_L = 20 \ pF$

- Power consumption = 3.5 mW
- Rise time = 10.5 ns
- Slew rate = $34 V/\mu s$
- Gain Bandwidth Product = 22 MHz
- Phase Margin = 70°



Design Example Layout

122 μ**m**





Low voltage issues

- Use rail-to-rail input stages
- Low $V_{DS_SAT} \rightarrow Big transistors \rightarrow Low speed$
- Use low- V_T or $0-V_T$ transistors
- Use multi-gain systems to have high dynamic range
- Use devices in W.I. (low $V_{DS_{SAT}}$ and high g_m/I_D)
- Use current-mode architectures
- Use bulk-driven MOS
- If very low-power is needed, this can also be obtained at the system level



Rail-to-rail input stage

In all the solutions that we have seen up to now, the common-mode input voltage range is about $V_{DD} - V_{GS} - V_{DS_SAT}$. This can cause some problems, especially if we want to use the op amp as a buffer or if the power supply voltage is quite low.

