Outline

- Introduction "Is there a limit?"
- Transistors "CMOS building blocks"
- Parasitics I "The [un]desirables"
- Parasitics II "Building a full MOS model"
- The CMOS inverter "A masterpiece"
- Technology scaling "Smaller, Faster and Cooler"
- Technology "Building an inverter"
- Gates I "Just like LEGO"
- The pass gate "An useful complement"
- Gates II "A portfolio"
- Sequential circuits "Time also counts!"
- DLLs and PLLs " A brief introduction"
- Storage elements "A bit in memory"

"An useful complement"

- The pass gate switch
- Regions of operation
- Pass gate delay



Regions of operation: "0" to "1" transition

- NMOS:
 - source follower
 - $V_{gs} = V_{ds}$ always:
 - $V_{out} < V_{dd} V_{TN} \Rightarrow$ saturation
 - $V_{out} > V_{dd} V_{TN} \Rightarrow cutoff$
 - V_{TN} > V_{TN0} (bulk effect)
- PMOS:
 - current source
 - $V_{out} < |V_{TP}| \Rightarrow$ saturation
 - $V_{out} > V_{TP} \Rightarrow linear$





The pass gate

• Regions of operation: "0" to "1" transition

V _{out} < V _{TP}	NMOS and PMOS saturated
$ V_{TP} < V_{out} < V_{dd}$ - V_{TN}	NMOS saturated, PMOS linear
$V_{out} > V_{dd}$ - V_{TN}	NMOS cutoff, PMOS linear

• Regions of operation: "1" to "0" transition

V_{out} > Vdd - V_{TN}	NMOS and PMOS saturated
$V_{dd} - V_{TN} > V_{out} > V_{TP} $	NMOS linear, PMOS saturated
$V_{\rm TP} > V_{\rm out}$	NMOS linear, PMOS cutoff

• Both devices combine to form a good switch

• Delay of a chain of pass gates:

$$t_d \propto C \cdot R_{eq} \cdot \frac{N \cdot (N+1)}{2}$$

- Delay proportional to N²
- Avoid N large:
 - Break the chain by inserting buffers
- Warning:
 - A pass gate provides no power gain or buffering
 - All the work is done by the previous gate
 - It really looks like a simple switch

