

ICTP Microprocessor Laboratory African Regional Course on Advanced VLSI Design Techniques Kwame Nkrumah University of Science and Technology, Kumasi, Ghana 24 November – 12 December 2003





Introduction to Analog Design in Submicron CMOS Technologies



Giovanni Anelli CERN - European Organization for Nuclear Research Experimental Physics Division Microelectronics Group CH-1211 Geneva 23 – Switzerland Giovanni.Anelli@cern.ch









- Silicon and silicon dioxide properties
- Band diagram concept
- Intrinsic and doped semiconductors
- Carrier mobility in silicon
- CMOS technology: an analog designer perspective
 - The MOS transistor
 - DC characteristics
 - Important formulas
 - Small signal equivalent circuit
 - Some cross sections of real integrated circuits





S. M. Sze, Semiconductor Devices, Physics and Technology, John Wiley and Sons, 1985, p. 1



Property	Si	SiO ₂
Atomic/molecular weight	28.09	60.08
Atoms or molecules/cm3	5.0×10^{22}	2.3×10^{22}
Density (g/cm ³)	2.33	2.27
Crystal structure	Diamond	Amorphous
Lattice constant (Å)	5.43	_
Energy gap (eV)	1.12	8-9
Dielectric constant	11.7	3.9
Intrinsic carrier concentration (cm ⁻³)	1.4×10^{10}	
Carrier mobility (cm ² /V-s)	Electron: 1430	_
	Hole: 470	
Effective density of states (cm ⁻³)	Conduction band, $N_c: 3.2 \times 10^{19}$	_
	Valence band, N_{ν} : 1.8×10^{19}	
Breakdown field (V/cm)	3×10^{5}	>107
Melting point (°C)	1415	1600-1700
Thermal conductivity (W/cm-°C)	1.5	0.014
Specific heat (J/g-°C)	0.7	1.0
Thermal diffusivity (cm ² /s)	0.9	0.006
Thermal expansion coefficient (°C ⁻¹)	2.5×10^{-6}	0.5×10^{-6}

at room temperature (300 K)

Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, 1998, p. 11.



Silicon crystalline structure



Linus Pauling, General Chemistry, Dover, 1988, p. 128.

Kumasi, December 2003



From energy levels to bands





Energy-band diagrams





Formation of Energy Bands



Curves obtained with quantum mechanical calculations made for diamond lattice crystals.

Increasing T increases the lattice spacing and therefore gives a lower energy gap

S. M. Sze, Semiconductor Devices, Physics and Technology, John Wiley and Sons, 1985, p. 10.



Intrinsic carrier concentration

F(E): Fermi-Dirac distribution



N(E): Density of allowed states



 $n = p = n_i$

n_i = intrinsic carrier density

 $n_i = 1.45*10^{10} \text{ cm}^{-3}$

The intrinsic carrier concentration is given by the integral as a function of the energy of the product between the functions N(E) and F(E)

S. M. Sze, Semiconductor Devices, Physics and Technology, John Wiley and Sons, 1985, pp. 17, 18.



Intrinsic and doped silicon







Donors and acceptors



Intrinsic Semiconductor: small amount of impurities compared to the thermally generated electrons and holes

Donor level: the allowed energy level provided by a donor is neutral when occupied by an electron and positively charged when empty

Acceptor level: the allowed energy level provided by an acceptor is neutral when empty (= occupied by a hole) and negatively charged when occupied by an electron (= empty)

Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, 1998, p. 15.



Carrier density vs Temperature



S. M. Sze, Semiconductor Devices, Physics and Technology, John Wiley and Sons, 1985, p. 27



Fermi levels vs Doping and T



Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, 1998, p. 18.



Mobility vs T and N_D



N_D: doping concentration

$$\mathbf{v}_{d} = -rac{\mathbf{q} \mathbf{\tau}_{m}}{\mathbf{m}_{e}} \mathbf{E} = -\mu_{n} \mathbf{E}$$

v_d = drift velocity

- τ_m = mean free time between collisions
- m_e = conductivity effective mass

E = electric field

S. M. Sze, Semiconductor Devices, Physics and Technology, John Wiley and Sons, 1985, p. 33.



Mobility vs doping



Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, 1998, p. 20.



Carrier velocity vs Electric Field



R. S. Muller and T. I. Kamins, Device Electronics for Integrated Circuits, 2nd Edition, John Wiley and Sons, 1986, p. 36.



Resistivity vs doping



Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, 1998, p. 21.





- Semiconductor physics
 - Silicon and silicon dioxide properties
 - Band diagram concept
 - Intrinsic and doped semiconductors
 - Carrier mobility in silicon
- CMOS technology: an analog designer perspective
 - The MOS transistor
 - DC characteristics
 - Important formulas
 - Small signal equivalent circuit
 - Some cross sections of real integrated circuits



The MOS transistor



Y. Tsividis, Operation and Modeling of The MOS Transistor, 2nd edition, McGraw-Hill, 1999, p. 35



CMOS technology





Linear and Saturation regions



LINEAR REGION (Low V_{DS}): Electrons (in light blue) are attracted to the SiO₂ – Si Interface. A conductive channel is created between source and drain. We have a Voltage Controlled Resistor (VCR).



SATURATION REGION (High V_{DS}): When the drain voltage is high enough the electrons near the drain are insufficiently attracted by the gate, and the channel is pinched off. We have a Voltage Controlled Current Source (VCCS).



Drain current vs Drain voltage





Equations: strong inversion





Drain current vs Gate voltage





 $Log(I_{DS})$ vs V_{GS}





Band diagrams of a MOS structure









Diagrams assuming $V_{FB} = 0$

- (a) Flat-band condition
- (b) Accumulation
- (c) Onset of weak inversion
- (d) Onset of moderate inversion
- (e) Onset of strong inversion

$$n = n_i \cdot e^{\frac{E_F - E_i}{kT}}$$
$$p = n_i \cdot e^{\frac{E_i - E_F}{kT}}$$

Tip: think at electrons as if they were little balls and holes little bubbles...

Y. Tsividis, Operation and Modeling of The MOS Transistor, 2nd edition, McGraw-Hill, 1999, p. 576



Equations: weak inversion

$$\mathbf{I}_{\text{DS}} = \mathbf{I}_{\text{D0}} \frac{\mathbf{W}}{\mathbf{L}} \mathbf{e}^{\frac{\mathbf{V}_{\text{GS}}}{\mathbf{n}\phi_{\text{t}}}} (\mathbf{1} - \mathbf{e}^{-\frac{\mathbf{V}_{\text{DS}}}{\mathbf{n}\phi_{\text{t}}}})$$

 $\label{eq:lf_def} If \quad V_{\text{DS}} \ > \ 4n \varphi_t$

then the drain current does not depend on V_{DS} any longer (saturation)

$$\mathbf{I}_{DS} = \mathbf{I}_{D0} \frac{\mathbf{W}}{\mathbf{L}} \mathbf{e}^{\frac{\mathbf{V}_{GS}}{\mathbf{n}\phi_{t}}} \qquad \qquad \mathbf{g}_{m} = \frac{\partial \mathbf{I}_{DS}}{\partial \mathbf{V}_{GS}} = \frac{\mathbf{I}_{DS}}{\mathbf{n}\phi_{t}}$$

Almost like a bipolar transistor!

$$\phi_t = \frac{kT}{q} \approx 25 \text{ mV} @ 300 \text{ K}$$



Transcond. vs Gate voltage





Output conductance





Equations: output conductance



$$g_{out} = g_{ds} = \frac{\partial I_{DS}}{\partial V_{DS}} = \lambda \cdot I_{DS_SAT} \qquad r_0 = \frac{1}{g_{ds}} = \frac{1}{\lambda \cdot I_{DS_SAT}} = \frac{V_E \cdot L}{I_{DS_SAT}}$$
$$\lambda = \frac{1}{V_{DS}} \cdot \frac{\Delta L}{L - \Delta L} \text{ where } \Delta L = f(V_{DS}, N_{Doping})$$



Equations: addendum

Bulk effect	$\Delta \mathbf{V}_{T} = \gamma \cdot \left(\sqrt{\mathbf{V}_{sb}} + \phi_{Si} - \sqrt{\phi_{Si}} \right)$	$\gamma = \frac{\sqrt{2q\epsilon_{si}N_a}}{C_{ox}}$

Source	parasitic	
resistance		

$$\dot{\mathbf{g}_{m}} = \frac{\mathbf{g}_{m}}{\mathbf{1} + \mathbf{g}_{m}\mathbf{R}_{s}}$$

Vertical electric field effect

$$\mu = \frac{\mu_0}{1 + \theta \left(V_{gs} - V_T \right)}$$

Maximum
frequency
$$f_{max} = \frac{1}{2\pi} \frac{g_m}{C_{gs}} = \frac{1}{2\pi} \frac{\mu}{nL^2} (V_{GS} - V_T)$$
 in s.i.

K. R. Laker and W. M. C. Sansen, Design of Analog Integrated Circuits and Systems, McGraw-Hill, 1994, Chapter 1

f



For low values of the longitudinal electric field, the velocity of the carriers increases proportionally to the electric field (and the proportionality constant is the mobility). For high values of the electric field (3 V/ μ m for electrons and 10 V/ μ m for holes) the velocity of the carriers saturates.

$$I_{DS_V.S.} = WC_{ox}v_{sat}(V_{GS} - V_{T}) \text{ with } v_{sat} = 10^7 \frac{cm}{s}$$

 $\mathbf{g}_{m_V.S.} = \mathbf{W}\mathbf{C}_{ox}\mathbf{v}_{sat}$

$$\mathbf{f}_{\max_V.S.} = \frac{1}{2\pi} \frac{\mathbf{g}_{m}}{\mathbf{C}_{gs}} = \frac{1}{2\pi} \frac{\mathbf{v}_{sat}}{\mathbf{L}}$$



 $g_m / I_D vs log(I_D / W)$





$Log(g_m / I_D)$ vs $log(I_D / W)$





The poor PMOS transistor





Small-signal equivalent circuit



K. R. Laker and W. M. C. Sansen, Design of Analog Integrated Circuits and Systems, McGraw-Hill, 1994, p. 24.



Small-signal equivalent circuit





The real thing!



SOI technology from IBM

http://www-3.ibm.com/chips/gallery/

Kumasi, December 2003



The real thing!



Metallization examples

http://www-3.ibm.com/chips/gallery/



- The IC market is driven by digital circuits (memories, microprocessors, ...)
- Bipolar logic and NMOS only logic had a too high power consumption per gate
- Progress in the manufacturing technology made CMOS technologies a reality
- Modern CMOS technologies offer excellent performance (especially for digital): high speed, low power consumption, VLSI, low cost, high yield

CMOS technologies occupies an increasing portion of the IC market

... and this is why we will only talk about CMOS.