

---

**SPRING COLLEGE ON SCIENCE AT THE NANOSCALE**  
**(24 May - 11 June 2004)**

---

**Essential Physics of Ballistic Nanotransistors:  
An Introduction with FETToy 2.0**

**M. LUNDSTROM**

School of Electrical & Computer Engineering, Purdue University  
West Lafayette, IN, USA


---

*These are preliminary lecture notes, intended only for distribution to participants.*

# Essential Physics of Ballistic Nanotransistors:

## An Introduction with FETToy 2.0

Mark Lundstrom  
Sayed Hasan  
Network for Computational Nanotechnology  
Purdue University  
West Lafayette, Indiana, USA



1. Introduction
  2. Physics of Ballistic Nanotransistors
  3. Running FETToy on the Simulation Hub
  4. Exercises
  5. Theory
  6. About FETToy
  7. Quiz
- References



## ***1. Introduction***

The transistor has been called the most important invention of the 20<sup>th</sup> century. Along with the integrated circuit it made possible the computing and communications systems that shaped the modern world. Moore's Law, the doubling of the number of transistors per chip each technology generation, describes progress in integrated circuit technology. This doubling occurs because the linear dimensions of a transistor shrink by  $1/\sqrt{2}$  each technology generation so that the area drops by a factor of two and twice as many transistors can fit on a chip. Current day technology (the so-called 90 nm technology node) manufactures transistors with 50 nm channel lengths using gate oxides less than 2 nm thick. Present-day silicon MOSFETs are, therefore, true nanoelectronic devices.

The grand challenges in digital electronics currently have to do with understanding the scaling limit of the silicon transistor, developing manufacturing technologies to reach that limit, learning how to design systems with such devices, and exploring new devices that might supplement (or possibly even replace) ultimate CMOS. Silicon MOS transistors with channel lengths of only 5 or 6 nm have already been produced [1, 2]. The traditional way of understanding MOSFETs was developed 40 years ago based on macroscopic concepts. To understand the ultimate limits of silicon transistors and to explore new devices that are designed and manufactured at the molecular scale, we need to learn how to think about transistors differently. These notes are an introduction to the basic operating principles of nanoscale transistors. A simple, toy model (FETToy, which is available on the web for live simulations), is used to illustrate some key concepts.

## ***2. Physics of Ballistic Nanotransistors***

Before we begin, it is important to understand that there are two different kinds of field-effect transistors. Traditionally, we think about a MOSFET in terms of the charge in the channel that is induced by the gate voltage. The contacts to the channel (the heavily doped source and drain regions) are "perfect" in the sense that they can supply to the channel any charge that the gate voltage demands. Alternatively, one can build a Schottky-barrier transistor, in which metals replace the doped source and drain regions. In this case, there is a Schottky barrier between the source and the channel. Transistor action occurs because the gate voltage modulates the width of the Schottky barrier, and, therefore, the tunneling current. It is important to understand which kind of transistor we are dealing with, because if we apply a MOSFET model to a SB FET and extract a mobility, it will have no physical significance. In general, a field-effect transistor will operate somewhere between the two limits of MOSFET-like or SB-like [3]. FETToy deals only with ballistic MOSFET-type field-effect transistors.

In the ballistic limit, carriers travel through a MOSFET without scattering. It is relatively easy to understand the physics of a ballistic nanotransistor, and to simulate its current vs. voltage characteristics. Understanding a ballistic transistor then provides a good starting point for adding complications, such as the scattering that is present in real devices. References [10] and [11] give an introductory overview of the physics of nanotransistors. In these notes, we discuss only a few essential physical ideas for the ballistic case.

Figure 1 shows the conduction band energy vs. position for a MOSFET under high drain bias. For low gate voltages (i.e. below threshold), there is a large energy barrier between the source and drain, so the current is low. A positive gate voltage pushes the energy barrier down, so that current can flow. One typically analyzes a MOSFET in terms of the charge in the channel, but it is actually the modulation of the energy barrier height by the gate voltage that permits charge to flow into the channel from the source.




Fig. 1 Energy band diagrams (actually, the first conduction subband) vs. position) for a 10 nm channel length silicon MOSFET under high drain bias. With increasing gate voltage, the energy barrier between the source and drain decreases, and charge can flow.

Figure 2 is a sketch of the energy band profile under high gate and drain bias. We are interested in how the electronic states at the top of the energy barrier (beginning of the channel) are filled as a function of bias. For a well-designed MOSFET above threshold, the charge at the beginning of the channel is controlled mostly by the gate voltage according to

$$Q(0) = C_G(V_{GS} - V_T) \text{ C/cm}, \quad (1)$$

where  $C_G$  is the gate to source capacitance and  $V_T$  is the threshold voltage. This charge is accommodated in the electronic states at the top of the barrier.

Before we discuss the filling of the electronic states, we should briefly discuss units and the gate capacitance. The charge is in Coulombs per unit length (in the direction of the channel), and the gate capacitance is in units of Farads per unit length. For a MOSFET, we usually specify the oxide capacitance as

$$C_{ins} = \frac{\epsilon_{ins}\epsilon_0}{t_{ins}} \text{ F/cm}^2, \quad (2)$$

so the gate capacitance per unit length for a MOSFET is

$$C_G \approx W C_{ins}, \quad (3)$$

where  $W$  is the width of the MOSFET. For a nanowire MOSFET with the simple, cylindrical gating geometry assumed by FETToy, the gate capacitance is

$$C_{ins} = \frac{2 / \epsilon_{ins} / 0}{\ln \left| \frac{2t_{ins} + t_{wire}}{t_{wire}} \right|} \text{ F/cm}, \quad (4)$$

where  $t_{wire}$  is the diameter of the nanowire. For the nanowire transistor,  $C_G \approx C_{ins}$ .

The reader will notice that the gate capacitance is only approximately the insulator capacitance. It is important to understand why. The reason is that the insulator capacitance is in series with the semiconductor capacitance [4], so the series combination is lower than the insulator capacitance. In a bulk MOSFET, the semiconductor capacitance is the depletion capacitance below threshold and the inversion layer capacitance above threshold. For ultra-thin body, fully depleted MOSFETs, only the inversion layer capacitance is important. This capacitance (sometimes called the quantum capacitance) is related to the density of states in the semiconductor by

$$C_Q = q^2 \langle D(E_F) \rangle \text{ F/cm}, \quad (5)$$

where  $D$  is the density of states per unit energy and length. Equation (5) states that the semiconductor (or quantum) capacitance is proportional to the average density of states near the Fermi level. Until recently, the semiconductor capacitance above threshold was much greater than the insulator capacitance. This issue could be ignored and the gate capacitance was essentially the insulator capacitance. When the insulator is very thin or has a high dielectric constant or when the density of states in the semiconductor is low (e.g. when the effective mass is light), then the quantum capacitance can substantially lower the gate capacitance [5, 6].

The gate capacitance and the gate voltage determine the charge at the top of the barrier. That charge comes from electrons injected into the channel from the source and drain contacts, and it resides in the electronic states at the top of the barrier. In general, the local density of states at the top of the barrier needs to be computed from a quantum approach. Quantum tunneling introduces states below the bottom of the conduction band, and quantum interference influences states above the bottom of the conduction band. If we are dealing with a semiconductor transistor whose channel length is not exceptionally short (greater than about 10 nm for Si), however, then we can describe the local density of states at the top of the barrier by the  $E(k)$  relation for the corresponding bulk semiconductor, as sketched in Fig. 2.




Fig. 2  $E$ - $k$  relation at the top of the source-channel barrier showing the source and drain Fermi levels,  $E_F$  and  $E_F - qV_{DS}$ . A high gate voltage, which sets the location of the Fermi level in the conduction subband, and a large drain voltage are assumed.

The states at the top of the barrier come in two flavors – those that can only be occupied by injection of electrons from the source and those that can be occupied only by injection from the drain. One can show that under ballistic conditions, the  $+k$  states at the top of the barrier are occupied by an equilibrium Fermi function with the appropriate Fermi level being that of the source. The  $-k$  states are also occupied according to an equilibrium Fermi function, but with the Fermi level being that of the drain. We conclude that the total charge at the top of the barrier has two components, one part having positive velocities and determined by the source Fermi level and one part having negative velocities and determined by the drain Fermi level. (This is what makes the ballistic case so easy. All positive velocity carriers at the top of the barrier must have come from the source, and all negative velocity carriers must have come from the drain. When scattering is present, the two streams of carriers get mixed up, and things become much more complicated.)

In the ballistic case,

$$Q(0) = q(n^+(E_F) + n^-(E_F - qV_D)). \quad (6)$$

Similarly, there is a positive current determined by the source Fermi level and a negative current determined by the drain Fermi level, and the net current is

$$I_D = I^+(E_F) - I^-(E_F - qV_D). \quad (7)$$

By writing  $I^+ = qn^+v^+$  and  $I^- = qn^-v^-$ , we can express the drain current as

$$I_D = Q(0)/T \left| \frac{1 + n^-/n^+}{1 + n^-/n^+} \right|. \quad (8)$$

Under non-degenerate conditions,  $n^- = n^+ = n_T$ , the thermal velocity, and carrier densities are related exponentially to the Fermi level, so  $n^-/n^+ = e^{-qV_D/k_B T}$ . The result is a very simple expression for the  $I$ - $V$  characteristic of a ballistic MOSFET,

$$I_D = Q(0)/T \left| \frac{1 + e^{qV_D/k_B T}}{1 + e^{qV_D/k_B T}} \right| = C_G/T (V_G - V_T) \left| \frac{1 + e^{qV_D/k_B T}}{1 + e^{qV_D/k_B T}} \right|. \quad (9)$$

In practice, the semiconductor is degenerate above threshold, so the exponentials have to be replaced with Fermi-Dirac integrals, and the thermal velocity is a function of the position of the Fermi level. Although over simplified, eqn. (9) does illustrate some key points. For example, under high drain bias, the so-called on current is

$$I_D = C_G - T (V_{GS} - V_T), \quad (10)$$

which is just like the traditional velocity saturated expression, which occurs when scattering limits the velocity to  $v_{sat}$ , except that the equilibrium thermal injection velocity replaces the saturated velocity. Under low drain bias, we find

$$I_D = \left| C_G (V_{GS} - V_T) \frac{T/2}{k_B T/q} \right| V_D = G_{CH} V_D, \quad (12)$$

which shows that a ballistic MOSFET has a finite channel resistance. We might have expected it to be zero, because the mobility for a ballistic MOSFET is effectively infinite. When fully degenerate (i.e. at  $T = 0K$ ), the channel conductance is simply the well-known quantum conductance of  $2e^2/h$  per conducting mode [7].

This brief discussion indicates that ballistic MOSFETs can behave in unexpected ways. The FETToy exercises will allow you to gain some “feel” for the physics of ballistic nanotransistors. For a more thorough discussion of nanotransistor physics, see [8, 9, 10].

### 3. A Word About FETToy2.0

FETToy is a Matlab script that computes the current vs. voltage characteristics of ballistic, field effect nanotransistors. It implements the ideas discussed in Sec. 2, without the assumption that of nondegenerate carrier statistics. FETToy 2.0 treats MOSFETs with 2D channels as well as nanowire transistors with 1D channels. A simple capacitor model treats 2D electrostatics, which allows  $Q(0)$  to be computed as a function of both the gate and drain bias. FETToy assumes a simple, parabolic  $E(k)$  relation (or a numerical  $E(k)$  table for carbon nanotubes), but more complex energy bands can also be treated [9]. The underlying theory was first developed by Natori [11] and generalized by Rahman, et al. [9]. It is described more fully in the monograph by Lundstrom [10].

#### **4. Running FETToy on the Simulation Hub**

FETtoy can be accessed from [www.nanohub.org](http://www.nanohub.org) by selecting [Online Simulation](#). First log on to the simulation hub and request an account (one is created for you automatically). Then locate the program, [FETToy](#), and familiarize yourself with the program by reading the [Description](#). The FETToy Matlab script can be downloaded from this site, or you can run FETToy simulations directly through your web browser. To run FETToy, select [Execute FETToy](#), fill out the form, then [View /Download FETToy Output Files](#) to see the results.

All parameters used in FETToy are in MKS units except energy, which is in eV. In addition to device specification, material constants, temperature and bias information, FETToy needs three parameters:

- 1) The “Source Fermi Level,”  $E_f$ , which determines the off current. Increasing  $E_f$  increases the off current and vice versa.
- 2) The “Gate Control Parameter,”  $\alpha_{\text{g}}$ , ( $0 < \alpha_{\text{g}} < 1$ ) which describes the control of gate electrode over the potential at the top of the barrier. Increasing this parameter decreases the subthreshold swing,  $S$  and vice versa. For  $\alpha_{\text{g}} = 1$ , there is complete gate control, as for a long channel MOSFET.
- 3) The “Drain Control Parameter,”  $\alpha_{\text{d}}$ , which describes the control of drain electrode over the potential at the top of the barrier. Increasing this parameter increases DIBL and vice versa.

FETToy2.0 is a collection of Matlab scripts that simulate MOSFETs with 2D channels, nanowire MOSFETS with 1D channels, or carbon nanotube MOSFETs (also with 1D channels). An earlier version (still available for downloading) treats MOSFET with or without a “floating boundary condition” in the source as discussed by Rahman et al. [9].

In addition to an output file summarizing the key results from the simulation, several plots are produced.

- i)  $I_d$  vs.  $V_{\text{gs}}$  at low and high  $V_{\text{ds}}$
- ii)  $\log_{10}(I_d)$  vs.  $V_{\text{gs}}$  at low and high drain bias
- iii)  $I_d$  vs.  $V_{\text{ds}}$  with  $V_{\text{gs}}$  as a parameter
- iv) Mobile charge,  $Q$ , vs.  $V_{\text{gs}}$  at low and high  $V_{\text{ds}}$
- v)  $\log_{10}(Q)$  vs.  $V_{\text{gs}}$  at low and high  $V_{\text{ds}}$
- vi)  $Q$ , vs.  $V_{\text{ds}}$  with  $V_{\text{gs}}$  as a parameter
- vii) Quantum capacitance vs.  $V_{\text{gs}}$  at low and high drain bias
- viii) Injection velocity vs.  $V_{\text{gs}}$  at high  $V_{\text{ds}}$

Three data files containing the current data, the self-consistent potential data and mobile charge data that can be used to reproduced the above plots.



To run FETToy, a good starting point is the following *default parameters*:

### ***Recommended Default Parameters for FETToy 2.0***

#### **Select Device Type**

- Single Gate Si MOSFET
- Double Gate Si MOSFET
- Si NanoWire FET
- Carbon Nanotube FET

#### **Device Specifications**

Gate Insulator Thickness (m):

Gate Insulator Dielectric Constant:

Transport Effective Mass (Si Only):

NT / NW Diameter (m):

Temperature (K):

#### **Terminal Voltage**

Number of Bias Points:

Voltage Range (V):  to

#### **FETToy Model Parameters**

Source Fermi Level,  $E_f$  (eV):

Gate Control Parameter,  $a_g$ :

Drain Control Parameter,  $a_d$ :

#### **Plot Format(s)**

- GIF (Graphic Interchange Format)
- PDF (Portable Document Format)
- PS (PostScript)

**Output Folder:**

**Output File:**

## 5. Exercises

The series of self-paced exercises presented in this section will help familiarize you with operating FETToy and at the same time, illustrate some key concepts for ballistic nanotransistors.

For traditional MOSFET models,  $I_D \propto C_{ox}$ , so reducing the oxide thickness by a factor of two doubles the current. Let's see what happens for nanotransistors.

- 1) Explore the role of gate oxide thickness on the on-current of a ballistic MOSFET. For these calculations, you should use **1D electrostatics** and vary the oxide thickness from **10nm** to **0.01nm**. You should use the *default* values of the other parameters.
  - i) Produce a plot of the on-current (the current for  $V_g = V_d = V_{dd}$ ) vs. oxide thickness. Compare the computed results to the result expected from conventional MOSFET theory ( $I_d \sim C_{ox}$ ). (**Plot the two curves on the same figure, and have them cross at  $t_{ox} = 10nm$** ).
  - ii) Provide a physical explanation for the shape of your plot. The characteristic should change when the oxide thickness is smaller than a certain value. Can you give a simple equation to estimate that value? (HINT: It is the gate capacitance that matters. The oxide capacitance is in series with a semiconductor or "quantum" capacitance)
  - iii) Explain how you specified the FETToy input parameters to achieve a 1D solution

You might think that a lighter effective mass would give a transistor higher current, because with a lighter mass, carriers will travel faster. This exercise will demonstrate that this is not always the case.

- 2) Explore the role of effective mass on the on-current of a ballistic MOSFET. For this calculation, you should also use **1D electrostatics** and vary the effective mass from **10 $m_0$**  to **0.01 $m_0$** . You should use the *default* values for the other parameters.
  - i) Produce a plot of the on-current (the current for  $V_g = V_d = V_{dd}$ ) vs. effective mass. You might expect the on-current to be proportional to the velocity (which is inversely proportional to the square root of the effective mass). Compare your plot against this expectation. (**Plot the two curves on the same figure, and have them cross at  $m^* = 10m_0$** ).
  - ii) Provide a physical explanation for the shape of your plot. That is, explain why the plot of  $I_D(\text{on})$  vs.  $m^*$  has a maximum.

The temperature dependence of a MOSFET sheds light on its device physics. For a ballistic nanotransistor, we might expect the on-current to decrease at 77K, because it is limited by the thermal velocity. That is certainly true for the non-degenerate case (where  $\alpha_T \propto \sqrt{T}$ ), but what happens when the electrons are degenerate, as they typically are above threshold?

- 3) Explore the role of temperature on the on-current of a ballistic MOSFET. For this calculation, you should also use **1D electrostatics** and vary the temperature from **10K** to **700K**. You should use the *default* values for the other parameters.
  - i) Produce a plot of the on-current (the current for  $V_g = V_d = V_{dd}$ ) vs.  $T$ . You might expect the on-current to be proportional to the velocity (which is proportional to the square root of the temperature). Compare your plot against this expectation. (**Plot the two curves on the same figure, and have them cross at  $T = 700K$** ).
  - ii) Provide a physical explanation for the shape of your plot.

Is any of this relevant? Let's see how close to the ballistic limit modern day MOSFETs operate.

- 4) Estimate how close to the ballistic limit present-day MOSFETs operate.
  - i) Read the paper – C. C. Wu et al, “A 90-nm CMOS Device Technology with High-speed, General-purpose, and Low-leakage Transistors for System on Chip Applications”, *IEDM Tech Digest*, p. 65-69, San Francisco, Dec.9-11, 2002. (Focus on the High-Speed (HS) devices)
  - ii) Use FETToy to simulate a ballistic MOSFET with parameters similar to those of the Std-Vt HS MOSFET described in the above paper (see Table II). To account for quantum confinement, you will need to use an effective oxide thickness, **1.8nm** (the insulator relative dielectric constant is **3.9**). Set the voltage range to be from **0V** to **1V** by a step of **0.05V**. Then run FETToy, using the *default* values for all the other parameters **EXCEPT the source Fermi level,  $E_f$ , the gate control parameter,  $\kappa_g$ , and the drain control parameter,  $\kappa_d$** . You will need to adjust the values of these **three parameters** to achieve  $S$ , DIBL and  $I_{off}$  similar (within  $\sim 5\%$  error) to those of the experimental device listed in Table 1.

After finishing the simulation:

Read  $E_f$ ,  $\kappa_g$ ,  $\kappa_d$ ,  $S$ , DIBL,  $I_{off}$  and  $I_{on}$  from the output of FETToy and complete Table 1. Compare the on current of the experimental device with the ballistic limit.

**Table 1 Device Characteristics of the experimental and simulated MOSFETs**

	E <sub>f</sub> (eV)	κ <sub>g</sub>	κ <sub>d</sub>	S (mV/dec)	DIBL (mV/V)	I <sub>off</sub> (μA/μm)	I <sub>on</sub> (μA/μm)
Experiment	N/A	N/A	N/A	105	130	0.075	830
Simulation (Ballistic)							

*Nanowire transistors are getting a lot of attention these days. They seem to operate more nearly as SB FETs than as MOSFETs, but it's interesting to see what might happen if nanowire MOSFETs can be realized. The first exercise below will get you calibrated on silicon nanowire MOSFETs.*

- 5) Examine the  $I$ - $V$  characteristics of a hypothetical silicon nanowire MOSFET. Assume  $D = 1\text{nm}$  and that the insulator is  $2\text{ nm}$  of  $\text{SiO}_2$  and that  $V_{DD} = 0.5\text{V}$ .  $E_f = -0.32\text{ eV}$ .
- Compute  $I_D$  vs.  $V_{DS}$  at  $T = 300\text{K}$  and compare the low- $V_{DS}$  drain conductance,  $G_D$  with the quantum conductance,  $4e^2/h$ .
  - Repeat problem i) but at  $T = 77\text{K}$ . The channel conductance vs.  $V_{gs}$  is strikingly different than a conventional MOSFET. Explain how.
  - The on-current can be written as  $I_D = C_G \langle -v(0) \rangle (V_{GS} - V_T)$ . Deduce  $C_G$ ,  $\langle v(0) \rangle$ , and  $V_T$

*Both silicon and carbon nanotube nanowire FETs are currently being explored. Let's compare the performance of these two different materials.*

- 6) Compare the performance of a silicon nanowire MOSFET to a carbon nanotube MOSFET as follows:
- Simulate a Si nanowire MOSFET with  $D = 1\text{nm}$ ,  $t_{ins} = 1.5\text{nm}$ ,  $V_{dd} = 0.5\text{V}$ , and  $E_f = -0.3\text{V}$ . Assume  $\text{SiO}_2$  as the gate insulator.
  - Simulate a CNT MOSFET with  $D = 1\text{nm}$ ,  $t_{ins} = 1.5\text{ nm}$ ,  $V_{dd} = 0.5\text{V}$ , and  $E_f = -0.3\text{V}$ . Assume  $\text{SiO}_2$  as the gate insulator.
  - Compare the performance of the two nanowire transistors and explain what the key differences are and why they occur.

*One of the potential advantages of carbon nanotubes is that they have no dangling bonds, so it should be easy to deposit high-k gate dielectrics on them. In the next exercise, you will examine carbon nanotube FETs with high-k gate dielectrics.*

- 7) Compare the performance of a  $D = 1$  nm carbon nanotube MOSFET with  $\kappa = 3.9$  ( $\text{SiO}_2$ ),  $\kappa = 15$  ( $\text{HfO}_2$ ) and  $\kappa = 25$  ( $\text{ZrO}$ ) and with  $\kappa = 80$  (salt water).
  - i) Plot  $I_D(\text{on})$  vs.  $\kappa$ . Explain why the benefits of high- $\kappa$  gate dielectrics diminish at high  $\kappa$ .

*It is possible for ballistic nanowire MOSFETs to operate in a regime where conventional MOSFET theory breaks down. For example, nanotubes have been gated in salt water ( $k = 80$ ). In this case, the insulator capacitance is much higher than the semiconductor (or quantum capacitance), so that the gate capacitance (the series combination of the two) is simply the quantum capacitance of the nanotube. How does this affect a carbon nanotube MOSFET?*

- 8) Explore the behavior of a carbon nanotube MOSFET in the quantum capacitance limit.
  - i) Simulate a CNT MOSFET with  $D = 1$  nm,  $t_{\text{ins}} = 1.5$  nm, and  $k = 80$ . Set  $E_f = -0.3$  V and assume  $V_{\text{dd}} = 0.5$  V.
  - ii) Compare the channel conductance,  $\partial I_D / \partial V_{\text{DS}}|_{V_{\text{GS}}}$  at low drain bias to the transconductance,  $\partial I_D / \partial V_{\text{GS}}|_{V_{\text{DS}}}$  at high drain bias. In the quantum capacitance limit, the two are related. Explain why.

*Are nanowire MOSFETs inherently superior to conventional MOSFETs with 2D channels?*

- 9) Compare the performance of a hypothetical ballistic Si nanowire MOSFET to that of a conventional ballistic MOSFET. Assume  $t_{\text{ins}} = 1$  nm of  $\text{SiO}_2$  in both cases and  $V_{\text{dd}} = 0.5$  V. For the nanowire, assume  $D = 1$  nm. Note: it will take some thought to perform a valid comparison.

## 6. Quiz

After performing these exercises and reading the references, you should develop a thorough understanding of ballistic nanotransistors. Test your understanding by answering the following questions.

- 1) Explain why the on current approaches a finite limit as the gate insulator thickness approaches zero.
- 2) Explain why the on current of a ballistic MOSFET shows a maximum as the effective mass increases from a very small value to a large value.
- 3) Explain why the on current of a ballistic MOSFET approaches a limit as the dielectric constant of the gate insulator approaches infinity.
- 4) How close to the ballistic limit does a state of the art MOSFET operate?
- 5) If you were measuring a nanowire MOSFET, how would you know that it was operating as a quantum wire (i.e. with a 1D channel)?
- 6) Why is the quantum capacitance more important for a nanowire transistor than for a conventional MOSFET?

## References

- [1] B. Doris, M. Jeong, T. Kanarsky, Y. Zhang, R.A. Roy, O. Dokumaci, Z. Ren, F-F Jamin, L. Shi, W. Natzle, H-J Huang, J. Mezzapelle, A. Mocuta, S. Womack, M. Gribelyuk, E. C. Jones, R. J. Miller, H-S P. Wong, and W. Haensch, "Extreme Scaling with Ultra-Thin Si Channel MOSFETs," *Tech. Dig., IEEE Electron Devices Mtg.*, pp. 267-270, San Francisco, CA, Dec. 2002.
- [2] Y. Ochiai, S. Yamagami, N. Ikezawa, A. Ogura, M. Narihiro, K. Arai, Y. Ochiai, K. Takeuchi, T. Yamamoto, and T. Mogami, "Extreme Scaling with Ultra-Thin Si Channel MOSFETs," *Tech. Dig., IEEE Electron Devices Mtg.*, pp. 989-991, Washington, Dec. 2003.
- [3] Jing Guo and Mark Lundstrom, "A Computational Study of Thin-Body, Double-Gate, Schottky Barrier MOSFETs," *IEEE Trans. Electron. Dev.*, **49**, pp. 1897-1902, 2002.
- [4] Y. Taur and T. Ning, *Fundamentals of Modern VLSI Devices*, Cambridge Univ. Press, Cambridge, U.K., 1998.
- [5] Sami Rosenblatt, Yuval Yaish, Jiwoong Park, Jeff Gore, Vera Sazonova, and Paul L. McEuen, "High Performance Electrolyte Gated Carbon Nanotube Transistors", *Nano Letters*, **2**, pp. 869-872.
- [6] A. Rahman, A. Ghosh, and M. Lundstrom, "Assessment of Ge n-MOSFETs by quantum simulation", *Tech. Dig., IEEE Electron Devices Mtg.*, pp. 19.4.1-19.4.4, Washington, Dec. 2003.
- [7] S. Datta, *Electronic Transport in Mesoscopic Systems*, Cambridge University Press, Cambridge, UK, 1997.
- [8] M.S. Lundstrom and Z. Ren, "Essential Physics of Carrier Transport in Nanoscale MOSFETs," *IEEE Trans. Electron Dev.*, **49**, pp. 133-141, Jan. 2002.
- [9] A. Rahman, J. Guo, S. Datta, and M. Lundstrom, "Theory of Ballistic Nanotransistors," *IEEE Transactions on Electron Devices*, **50**, pp. 1853-1864, 2003,
- [10] Mark Lundstrom, *Nanoscale Transistors: Device Physics, Modeling and Simulation*, in preparation, 2004.
- [11] K. Natori, "Ballistic metal-oxide-semiconductor field effect transistor, *J. Appl. Phys.*, **76**, pp. 4879-4890, 1994.