



# Table of contents

Tuesday 17 June 2008 .....	1
----------------------------	---

# **First ICTP Regional Microelectronics Workshop and Training on VHDL for Hardware Synthesis and FPGA Design in Asia-Pacific | (smr 1977)**

## **Tuesday 17 June 2008**

### **Introduction to ACETEL Products. Libero IDE Overview and Design flow (09:30-10:30)**

time	title	presenter
09:30	Introduction to ACETEL Products. Libero IDE Overview and Design flow	NIZAR ABDALLAH