## **Table of contents**

Thursday 10 July 2008		
-----------------------	--	--

## First ICTP Regional Microelectronics Workshop and Training on VHDL for Hardware Synthesis and FPGA Design in Asia-Pacific | (smr 1977)

## Thursday 10 July 2008

## <u>Validating the Intel Leading-Edge Architecture Microprocessor during Pre-Silicon</u> (11:00-13:00)

time title	presenter
11:00 Validating the Intel Leading-Edge Architecture Microprocessor duri Pre-Silicon	ng CHEW BENG WAH