Table of contents

Friday 11 July 2008	
J J	

First ICTP Regional Microelectronics Workshop and Training on VHDL for Hardware Synthesis and FPGA Design in Asia-Pacific | (smr 1977)

Friday 11 July 2008

SYNOPSIS Representative: Variation Aware Static Timing Analysis for sub-65nm ASIC Design (09:30-10:30)

time title	presenter
09:30 SYNOPSIS Representative: Variation Aware Static Timing Ana sub-65nm ASIC Design	alysis for