



# Table of contents

Wednesday 18 June 2008 .....	1
------------------------------	---

# First ICTP Regional Microelectronics Workshop and Training on VHDL for Hardware Synthesis and FPGA Design in Asia-Pacific | (smr 1977)

## Wednesday 18 June 2008

### Laboratory Session. VHDL Simulation Environment. A design example. Contd. (16:30-19:00)

time	title	presenter
16:30	Laboratory Session. VHDL Simulation Environment. A design example. Contd.	MARIA LIZ CRESPO