First ICTP Regional Microelectronics Workshop and Training on VHDL for Hardware Synthesis and FPGA Design in Asia-Pacific | (smr 1977)

Contribution ID : 24

Type : not specified

Design Verification and Timing Concepts

Friday, 20 June 2008 09:30 (1:00)

Content

Summary

 Primary author(s) : NIZAR ABDALLAH

 Presenter(s) : NIZAR ABDALLAH

 Session Classification : Design Verification and Timing Concepts