Table of contents

i

First ICTP Regional Microelectronics Workshop and Training on VHDL for Hardware Synthesis and FPGA Design in Asia-Pacific | (smr 1977) / Programme

Friday 20 June 2008

First ICTP Regional Microelectronics Workshop and Training on VHDL for Hardware Synthesis and FPGA Design in Asia-Pacific | (smr 1977)

Friday 20 June 2008

Design Verification and Timing Concepts (09:30-10:30)

time	title	presenter
09:30	Design Verification and Timing Concepts	NIZAR ABDALLAH

First ICTP Regional Microelectronics Workshop and Training on VHDL for Hardware Synthesis and FPGA Design in Asia-Pacific | (smr 1977) / Programme

Friday 20 June 2008

Page 1