Contribution ID : **54** Type : **not specified**

# Laboratory Session. Implementation in the FPGA Development Platform. VHDL Package and Structural Design. Bidirectional Parallel Port Communication.

*Friday, 27 June 2008 16:30 (2:30)*

## Content

## Summary

**Primary author(s) :** MARIA LIZ CRESPO

**Presenter(s) :** MARIA LIZ CRESPO

**Session Classification :** Laboratory Session. Implementation in the FPGA Development Platform. VHDL Package and Structural Design. Bidirectional Parallel Port Communication.