

Table of contents

Monday 30 June 2008	1
---------------------------	---

First ICTP Regional Microelectronics Workshop and Training on VHDL for Hardware Synthesis and FPGA Design in Asia-Pacific | (smr 1977)

Monday 30 June 2008

Selected topics on Logic Synthesis and FPGA Debugging (09:30-10:30)

time	title	presenter
09:30	Selected topics on Logic Synthesis and FPGA Debugging	ANDRES CICUTTIN