

## Laboratory Session: Digital Signal Processing with FPGA. A design example.

*Monday, 16 November 2009 16:00 (2:00)*

### Content

### Summary

**Primary author(s) :** C. SOSA PAEZ

**Presenter(s) :** C. SOSA PAEZ

**Session Classification :** Laboratory Session: Digital Signal Processing with FPGA. A design example.