Advanced Training Course on FPGA Design and VHDL for Hardware Simulation and Synthesis | (smr 2065)

Contribution ID : 16 Type : not specified

Design Verification and Timing Concepts

Wednesday, 28 October 2009 16:00 (1:00)

Content

Summary

Primary author(s): N. ABDALLAH

Presenter(s): N. ABDALLAH

Session Classification: Design Verification and Timing Concepts