## **Table of contents**

Wednesday 28 October 2009		
---------------------------	--	--

## Advanced Training Course on FPGA Design and VHDL for Hardware Simulation and Synthesis | (smr 2065)

## Wednesday 28 October 2009

(<u>LiberoTM IDE</u>) <u>Timing Constraints and Analysis</u> - Adriatico Guest House Kastler Lecture Hall (17:00-18:00)

time title	presenter
17:00 (LiberoTM IDE) Timing Constraints and Analysis	N. ABDALLAH