



**The Abdus Salam
International Centre for Theoretical Physics**



2065-9

**Advanced Training Course on FPGA Design and VHDL for Hardware
Simulation and Synthesis**

26 October - 20 November, 2009

Digital Arithmetic (contd.)

Pirouz Bazargan-Sabet
*LP6-Department ASIM
University of Pierre and Marie Curie VI 4
place Jussieu 75252 Paris Cedex 06
France*

Outline

- Digital CMOS Design

- Arithmetic Operators

 - Adders

 - Comparators

 - Shifters

 - Multipliers



Multipliers

Two natural numbers a and b coded on n bits

the result of $a \times b$ is coded on $2n$ bits


Classic scholar multiplication



Multipliers


multiplicand

multiplier




Multipliers

Implementation : sequential multiplier




Multipliers

Implementation : sequential multiplier




Multipliers

Implementation : sequential multiplier




Multipliers

Implementation : sequential multiplier




Multipliers

Implementation : sequential multiplier




Multipliers

Implementation : sequential multiplier



Multipliers


Implementation : parallel multiplier



Multipliers

Implementation : parallel multiplier

At each level the operand of the adder is a partial product (conditioned by the corresponding b_i)



Multipliers

Implementation : parallel multiplier

Improvement : Reduce the number of partial products

$$x = \sum_{i=0}^n x_i \times 2^i \quad x_i \in \{0,1\}$$

$$x = \sum_{i=0}^{n/2} (x_i + 2x_{i+1}) \times 2^{2i} \quad 2^{2i+1} = 2^{2i+2} - 2^{2i+1}$$

$$x = \sum_{i=0}^{n/2} (x_{i-1} + x_i - 2x_{i+1}) \times 2^{2i}$$

$$x = \sum_{i=0}^{n/2} x'_{2i} \times 2^{2i} \quad x'_i \in \{-2, -1, 0, 1, 2\}$$




Multipliers

Implementation : parallel multiplier

Improvement : Reduce the number of partial products

$$x = \sum_{i=0}^{n/2} (x_{i-1} + x_i - 2x_{i+1}) \times 2^{2i}$$

Booth encoding




$$x = -2 \times 2^0 + 0 \times 2^2 + 1 \times 2^4 + 1 \times 2^6 + 0 \times 2^8 = 78$$



Multipliers

Implementation : parallel multiplier

Improvement : Reduce the number of partial products




Multipliers

Implementation : parallel multiplier


Improvement : Reduce the number of partial products

An additional partial product is generated to take into account the input carry in case of subtraction



Multipliers

Implementation : parallel multiplier




$c_7 \quad c_6 \quad c_5 \quad c_4 \quad c_3 \quad c_2 \quad c_1 \quad c_0$

$s_{15} \quad s_{14} \quad s_{13} \quad s_{12} \quad s_{11} \quad s_{10} \quad s_9 \quad s_8 \quad s_7 \quad s_6 \quad s_5 \quad s_4 \quad s_3 \quad s_2 \quad s_1 \quad s_0$



Multipliers


Implementation : parallel multiplier



Multipliers

Implementation : parallel multiplier

Each partial product is conditioned by the corresponding Booth encoded multiplicand bit b'_i



Booth multiplier

Multipliers

Implementation : fast parallel multiplier

Basically for a $n \times n$ multiplication,
we have to add n partial products
($2n$ -bit numbers)




Redundant coding

Use CSA (Carry Save Adder)
to reduce 3 partial products
into 2

Multipliers

Implementation : fast parallel multiplier

8 partial products



Wallace multiplier


of CSA layers $\approx \log_{3/2} (n/2)$

Multipliers

Implementation : fast parallel multiplier

32×32 bits multiplier $32 \rightarrow 22 \rightarrow 15 \rightarrow 10 \rightarrow 7 \rightarrow 5 \rightarrow 4 \rightarrow 3 \rightarrow 2$

Using $4 \rightarrow 2$ reduction leads to a more regular hardware implementation



32×32 bits multiplier $32 \rightarrow 16 \rightarrow 8 \rightarrow 4 \rightarrow 2$

of CSA layers $\approx 2 \log (n/2)$

