

Advanced Training Course on FPGA Design and VHDL for Hardware
Simulation and Synthesis | (smr 2065)

Contribution ID : 50

Type : **not specified**

Introduction to Digital Signal Processing

Monday, 9 November 2009 09:30 (1:00)

Content

Summary

Primary author(s) : M. NOLICH (University of Trieste, Italy)

Presenter(s) : M. NOLICH (University of Trieste, Italy)

Session Classification : Introduction to Digital Signal Processing