



2065-28

Advanced Training Course on FPGA Design and VHDL for Hardware Simulation and Synthesis

26 October - 20 November, 2009

Starting to make an FPGA Project

Alexander Kluge PH ESE FE Division CERN 385, rte Mayrin CH-1211 Geneva 23 Switzerland

Starting to make an FPGA project

FPGA specifications

- How to make an FPGA?
 - What should it do?
 - How should it do it?
- Systems / Requirements define detailed implementation scheme/architecture
- Specification need to be worked out before even one thinks about the FPGA type or code.
 - Specification: understand user needs
 - define specification of system together with user/costumer
- re-discuss, re-negotiate
 - understand
 - task of designer to understand and translate specifications

FPGA specifications

- Costumer/boss says: "I need a system which can calculate the value each 25 ns."
- What you might understand is: "The calculation needs to be finished within 25 ns"



• Example:

- add 16 16-bit values in 25 ns



000	🔀 add16.vhd – /Volumes/akluge/cadence/div/test_vhdl/mult_trig/		
<u>File Edit Search Preferences</u>	Shell Macro <u>W</u> indows	<u>H</u> elp	
/Volumes/akluge/cadence/div/test_	vhdl/mult_trig/add16.vhd 3271 bytes	L: 50 C: 51	
<pre>library ieee; use ieee.std_logic_1164.a use ieee.numeric std.all;</pre>	.11;		
entity add16x28bit is port (clk :in reset_i :in data0 :in data1 :in data2 :in data3 :in data4 :in data5 :in data6 :in data6 :in data8 :in data8 :in data1 :in data1 :in data3 :in data1 :in data3 :in data3 :in data1 :in data3 :in data3 :in data3 :in data4 :in data3 :in data4 :in data3 :in data4 :in data3 :in data4 :in data3 :in data4 :in data3 :in data4 :in data4 :in data3 :in data4 :in data3 :in data4 :in data4 :in data4 :in data5 :in data6 :in data1 :in data1 :in data1 :in data3 :in	<pre>std_logic; std_logic; integer range 0 to 2 ** 16 - 1; integer range 0 to 2 ** 16 - 1;</pre>		
data14 :1n data15 :in sum :out	integer range 0 to 2 ** 16 - 1; integer range 0 to 2 ** 16 - 1; integer range 0 to 2 ** 20 - 1		
end add16x28bit;			
architecture behavioral o	${f f}$ add16x28bit ${f is}$		
<pre>signal data0_int : signal data1_int : signal data2_int : signal data3_int : signal data4_int : signal data5_int : signal data6_int : signal data7_int : signal data10_int : signal data11_int : signal data11_int : signal data13_int : signal data14_int : signal data15_int :</pre>	<pre>integer range 0 to 2 ** 16 - 1; integer range 0 to 2 ** 16 - 1;</pre>		
<pre>signal sum_int :</pre>	integer range 0 to 2 ** 20 - 1;		





```
end process;
process (clk)
beqin
   if (clk'event and clk = '1') then
      if (reset i = '0') then
         sum_int <= 0;
      else
         sum_int <= data0_int +
                         data1 int +
                         data2 int +
                         data3 int +
                         data4 int +
                         data5 int +
                         data6 int +
                         data7 int +
                         data8 int +
                         data9 int +
                         data10 int +
                         data11 int +
                         data12 int +
                         data13 int +
                         data14 int +
                         data15 int;
      end if;
   end if;
end process;
sum <= sum int;
end behavioral;
```



- 533 logic elements, 6%
- 278 pins, 74%
- 29.7 MHz => 33.6 ns
- 33.6 ns > 25 ns -> too slow

Adder

- 533 logic elements, 6%
- 278 pins, 74%
- 29.7 MHz => 33.6 ns
- 33.6 ns > 25 ns -> too slow
- Ask boss to buy faster, more expensive FPGA
- Work (manually) on FPGA placing&routing
- Help synthesizer to make fater adder
- Ask whether you have understood specification

FPGA specifications

- Costumer/boss says: "I need a system which can calculate the value each 25 ns."
- What you might understand is: "The calculation needs to be finished within 25 ns"
- What he means is:

"A new value needs to be processed every 25 ns. How long it takes to present the result does not matter"

• First case: might be impossible, maybe not. Second case: Processors in parallel or in pipeline

Pipeline architecture



PIPELINE ARCHITECTURE

Adder with pipeline

- Example:
 - add 16 16-bit values every 25 ns



<pre>library ieee; use ieee.std_logic_1 use ieee.numeric_std</pre>	164. all; . all;	
entity add16Pipeline port (clk reset_i data0 data1 data2	<pre>is :in std_logic; :in std_logic; :in integer range 0 to 2 ** 16 - 1; :in integer range 0 to 2 ** 16 - 1; :in integer range 0 to 2 ** 16 - 1;</pre>	
data3 data4 data5 data6 data7 data8 data9 data10	<pre>:in integer range 0 to 2 ** 16 - 1; :in integer range 0 to 2 ** 16 - 1; :in integer range 0 to 2 ** 16 - 1; :in integer range 0 to 2 ** 16 - 1; :in integer range 0 to 2 ** 16 - 1; :in integer range 0 to 2 ** 16 - 1; :in integer range 0 to 2 ** 16 - 1; :in integer range 0 to 2 ** 16 - 1;</pre>	
data11 data12 data13 data14 data15 sum	<pre>:in integer range 0 to 2 ** 16 - 1; :in integer range 0 to 2 ** 16 - 1; :in integer range 0 to 2 ** 16 - 1; :in integer range 0 to 2 ** 16 - 1; :in integer range 0 to 2 ** 16 - 1; :in integer range 0 to 2 ** 16 - 1; :out integer range 0 to 2 ** 20 - 1</pre>	
);		
<pre>end add16Pipeline;</pre>		
architecture behavio:	ral of add16Pipeline is	
signal data0_int signal data1_int signal data2_int signal data3_int signal data4_int signal data5_int signal data6_int signal data7_int signal data8_int signal data9_int signal data10_int signal data11_int signal data12_int signal data13_int signal data14_int signal data15_int	<pre>:integer range 0 to 2 ** 16 - 1; integer range 0 to 2 ** 16 - 1;</pre>	
signalsum_intsignalsum_int1signalsum_int2signalsum_int3signalsum_int4signalsum_int4signalsum_int5signalsum_int6signalsum_int7	<pre>:integer range 0 to 2 ** 20 - 1; integer range 0 to 2 ** 17 - 1;</pre>	
begin		



```
process (clk)
begin
   if (clk'event and clk = '1') then
      if (reset i = '0') then
         sum int0 <= 0;
      else
         sum int0 <= data0 int +
                        data1 int;
     end if;
   end if;
end process;
process (clk)
beqin
   if (clk'event and clk = '1') then
      if (reset i = '0') then
         sum int1 <= 0;
      else
         sum int1 <= data2 int +
                        data3 int;
     end if;
   end if;
end process;
process (clk)
begin
   if (clk'event and clk = '1') then
      if (reset i = '0') then
         sum int2 <= 0:
      else
         sum int2 <= data4 int +
                        data5 int;
     end if;
   end if;
```

24 20

```
end if;
  end if;
end process;
process (clk)
beqin
   if (clk'event and clk = '1') then
      if (reset_i = '0') then
         sum int3 <= 0;
      else
         sum int3 <= data6 int +
                        data7 int;
      end if;
   end if;
end process;
process (clk)
beqin
   if (clk'event and clk = '1') then
      if (reset i = '0') then
         sum int4 <= 0:
      else
         sum int4 <= data8 int +
                        data9 int;
      end if;
   end if;
end process;
```

```
process (clk)
beqin
  if (clk'event and clk = '1') then
      if (reset i = '0') then
        sum int5 <= 0;
      else
        sum int5
                   data10 int +
                       data11_int;
     end if;
  end if;
end process;
process (clk)
begin
  if (clk'event and clk = '1') then
      if (reset i = '0') then
        sum int6 <= 0;
      else
        sum int6
                   data12 int +
                       data13_int;
     end if;
  end if;
end process;
process (clk)
begin
  if (clk'event and clk = '1') then
      if (reset i = '0') then
        sum int7 <= 0;
      else
        sum int7
                  <= data14 int +
                       data15 int;
     end if;
  end if;
end process;
```

```
process (clk)
begin
   if (clk'event and clk = '1') then
      if (reset_i = '0') then
                     <= 0;
         sum_int
      else
         sum int
                    sum int0 +
                         sum int1 +
                         sum int2 +
                         sum int3 +
                         sum int4 +
                         sum int5 +
                         sum int6 +
                         sum int7
                         ;
      end if;
   end if;
end process;
sum <= sum_int;</pre>
end behavioral;
```

Adder with pipeline

- Adder without pipeline
- 533 logic elements, 6%
- 278 pins, 74%
- 29.7 MHz => 33.6 ns
 - Adder with pipeline
 - 526 logic elements, 6%
 - 278 pins, 74%
 - 45.4 MHz => 22 ns
 - 22ns < 25 ns, fast enough and less logic

FPGA specifications

re-discuss, re-negotiate

- understand
- task of designer to understand and translate specifications

Readout Processors

Read-out processors

Specification

Challenge - many parallel inputs –
 25 ns intervall - short processing time

- Storage during trigger decision time

- Data reduction/encoding (zero suppression)

- pipelining, buffering (FIFO, dual port RAM)



What do we need to know?

Silicon Sensor

Position resolution: 10 μm light material: 1 % X₀ oder 2 mm

Silicon Sensors



P. Riedler A. Kluge

Dez. 11, 2007

Silicon Pixel sensors

MPI







Silicon Pixel Wafers

P. Riedler

<u>silicon sensor</u> 72.72 mm x 13.92 mm 200 μm thin 160 x 256 pixel 425 μm x 50 μm



Dez. 11, 2007

Pixel read out chip

Time resolution: 25 ns Repetition frequency: 40 MHz Storage time: > 3.2 µs

Pixel chip





Image:INFN(Padova)

Sept 3-7, 2007

A. Kluge



Image:INFN(Padova)

Sept 3-7, 2007

A. Kluge



Full detector 120 x 2560 x 32 bits @ 10 MHz (100ns) = ~ 100 Gbits/s

Separate read-out for each detector module





Data funnel


Data generator 2560 x 32 bits



What is the strategy?



Some body counts values all the time, find out whether they can be divided by three, what to you do in real life? Include serial and dom







 Pixel detector data processing

 31
 ..
 11
 10
 8
 7
 6
 5
 4
 3
 2
 1
 0

 0
 0
 1
 0
 0
 0
 1
 0
 0
 0
 0
 0

How to decode the address? this line has two hits the state machine must send two hits into the dual port memory

row address	hit position = 5
row address	hit position = 11



Do we know enough to start the project? How do we encode the address?

row address	hit position = 5
row address	hit position = 11

Pixel detector data processing



Position decoder – shift register

```
000
                          N positionDecoderSR.vhd - /Volumes/ak/uge/cadence/div/test_vhdl/
Flo Edit Search Preferences Shell Macro Windows
                                                                                                 Holp
                                                                                             L: 4 C: 16
/Volumes/akluge/cadence/div/test_vhdl/positionDecoderSR.vhd 1418 bytes
library leee;
use lees.std_logic_1164.all;
entity positionDecoderSR is
port {    clk
                                 :in
                                      std_logic;
         reset i
                                 :in std_logic;
                                     std_logic;
         new value available :in
                                       std_logic_vector (31 downto 0);
         new_value
                                 :in
         data word
                                 :out integer range 0 to 31;
                                 :out std_logic);
         write_data_word
end positionDecoderSR;
architecture behavioral of positionDecoderSK is
signal data_encode
                          :std_logic_vector (31 downto 0);
signal position_count
                          : integer range 0 to 31;
signal state_encoding :std_logic;
begin
process (clk, reset_i)
begin
if (clk'event and clk = (1)) then
   if (reset_i = '0') then
      data_oncode
                                     \ll (others => C^{+});
                                    € 0;
< 0';</p>
      position_count
       state_encoding
   elsif ((new_value_available = '1') and (state_encoding = '0')) then
                                     new_value;
<= '1';</pre>
       data_encode
       state encoding
   elsif ((state_encoding = '1') and (position_count /= 31)) then
data_encode(30 downto 0) <= data_encode(31 downto 1);
       data ancode (31)
                                    <= '0';
      position count
                                     position_court - 1;
   elsif (position_count = 31) then
                                    <= '0';
      state encoding
   end if;
end if;
if (clk'event and clk = '1') then
   if (reset i = '0') then
      data word
                                    <= 0;
                                    - '0';
      write data word
   elsif (data encode(0) = '1') then
                                    > position_count;
> '1';
      data word
      write_data_word
   e⊥se
      write_data_word
                                    <= '0':
   end if;
end if;
end process;
end behavioral;
```

Position decoder – shift register

```
\Theta \Theta \Theta
                         X positionDecoderSR.vhd - /Volumes/akluge/cadence/div/test vhdl/
File Edit Search Preferences Shell Macro Windows
/Volumes/akluge/cadence/div/test_vhdl/positionDecoderSR.vhd 1418 bytes
library ieee;
use ieee.std logic 1164.all;
entity positionDecoderSR is
port (
         clk
                                       std logic;
                                 :in
                                :in
                                     std_logic;
         reset i
         new value available
                                :in std logic;
                                :in std_logic_vector (31 downto 0);
         new value
                                :out integer range 0 to 31;
         data word
                                :out std logic);
         write data word
end positionDecoderSR;
architecture behavioral of positionDecoderSR is
signal data encode
                          :std_logic_vector (31 downto 0);
                        :integer range 0 to 31;
signal position count
signal state encoding
                         std logic:
begin
process (clk, reset i)
begin
if (clk'event and clk = '1') then
   if (reset i = 0^{\circ}) then
```

```
begin
process (clk, reset i)
begin
if (clk'event and clk = 1) then
   if (reset i = '0') then
                                \leftarrow (others => '0');
      data encode
      position count
                                  <= 0:
                                  <= 'Ô':
      state encoding
   elsif ((new value available = '1') and (state encoding = '0')) then
      data encode
                                  <= new value;</pre>
                                _ <= '1';
      state encoding
   elsif ((state_encoding = '1') and (position_count /= 31)) then
      data_encode(30 downto 0) <= data_encode(31 downto 1);</pre>
      data encode (31)
                                <= '0':
      data_encode(31) <= '0';
position_count <= position_count + 1;</pre>
   elsif (position count = 31) then
                                <= '0';
      state encoding
   end if:
end if;
if (clk'event and clk = 1) then
   if (reset i = (0)) then
      data word
                                  <= 0:
                                  <= 'Ò':
      write data word
   elsif (data_encode(0) = '1 ) then
                     position_count;
      data word
      write_data_word
                                <= <sup>1</sup>1';
   else
                                 <= '0':
     write data word
   end if:
end if;
end process;
```

```
DedTH
process (clk, reset i)
begin
if (clk'event and clk = '1') then
   if (reset i = '0') then
      data encode
                                  \ll (others => '0');
      position count
                                  <= 0;
                                  <= '0';
      state encoding
   elsif ((new value available = '1') and (state encoding = '0')) then
      data encode
                                  <= new value;
                                <= '1';
   state_encoding
elsif ((state_encoding = '1') and (position_count /= 31)) then
shiftRegister
      state encoding
                         <= '0';
      data encode(31)
      position_count <= position_count + 1;</pre>
   elsif (position count = 31) then
                                 <= '0':
      state encoding
   end if;
end if:
if (clk'event and clk = '1') then
   if (reset i = '0') then
                                  <= 0:
      data word
                                  <= '0':
      write data word
   elsif (data_encode(0) = '1') then
                                 position_count;
  <= '1';</pre>
      data word
      write data word
   else
                                <= '0':
      write data word
   end if:
end if;
end process;
```

```
begin
process (clk, reset i)
begin
if (clk'event and clk = '1') then
   if (reset i = '0') then
                                  \langle = (others => '0');
      data encode
      position count
                                  <= 0:
      state encoding
                                  <= '0':
   elsif ((new value available = '1') and (state encoding = '0')) then
      data encode
                                  <= new value;
                                  <= '1';
      state encoding
   elsif ((state encoding = '1') and (position count /= 31)) then
      data_encode(30 downto 0) <= data_encode(31 downto 1);</pre>
                                  <= '0';
      data encode (31)
      position count
                                 <= position count + 1;</pre>
                                                                    counter
   elsif (position_count = 31) then
                                <= '0';
      state encoding
   end if;
end if;
if (clk'event and clk = '1') then
   if (reset i = '0') then
      data word
                                  <= 0:
                                  <= '0';
      write data word
   elsif (data_encode(0) = '1') then
                             position_count;
      data word
                                <= '1':
      write data word
   else
                                 <= '0':
     write data word
   end if;
end if:
end process;
end behavioral:
```

```
begin
```

```
process (clk, reset i)
begin
if (clk'event and clk = '1') then
   if (reset i = '0') then
                               ( others => '0' );
     data encode
                               <= 0:
     position_count
                                <= 'Ó':
      state encoding
   elsif ((new value available = '1') and (state encoding = '0')) then
     data encode
                           <= new_value;
      state_encoding <= '1';
   elsif ((state encoding = '1') and (position count /= 31)) then
     data_encode(30 downto 0) <= data_encode(31 downto 1);</pre>
                     <= '0';
<= position_count + 1;</pre>
     data encode(31)
     position count
   elsif (position count = 31) then
                     <= '0':
     state encoding
   end if:
end if;
if (clk'event and clk = '1') then
                                                                control
   if (reset i = '0') then
                               <= 0:
     data word
     write data word <= '0':
   elsif (data_encode(0) = '1') then
     data_word <= position_count;
write_data_word <= '1';</pre>
   else
                     <= '0':
     write data word
  end if;
end if:
end process;
end behavioral:
```

```
begin
process (clk, reset i)
begin
if (clk'event and clk = '1') then
   if (reset i = '0') then
                                  \langle = (others => '0');
      data encode
                                   <= 0:
      position count
                                   <= '0':
      state encoding
   elsif ((new value available = '1') and (state encoding = '0')) then
      data encode
                                   <= new value;
                                                                      elsif
                                 <= '1';
      state encoding
   elsif ((state_encoding = '1') and (position_count /= 31)) then invokes
      data_encode(30 downto 0) <= data_encode(31 downto 1);</pre>
                                  <= '0':
      data encode (31)
                                                                     priority
      position count
                                  <= position count + 1;</pre>
   elsif (position count = 31) then
                                                                     encoder ->
                                  <= '0':
      state encoding
   end if;
                                                                     more logic
end if;
if (clk'event and clk = '1') then
   if (reset i = '0') then
      data word
                                  <= 0:
                                  <= '0';
      write data word
   elsif (data_encode(0) = '1') then
      data word
                                  <= position count;
                                  <= '1':
      write data word
   else
                                  <= '0':
      write data word
   end if;
end if:
end process;
end behavioral:
```

```
process (clk, reset i)
begin
                                                        state machine
                                                         with case
if (clk'event and clk = '1') then
   if (reset i = '0') then
                                                         statement
                                      \ll (others => '0');
     data encode
                                      <= 0:
     position count
                                      <= 'Ó';
      state encoding
   else
     case (state encoding) is
     when (0) = 2
        if (new value available = '1') then
           data encode
                                  <= new value:</pre>
                                    <= '1':
           state encoding
        end if:
     when 1^{+} =>
        if (position count /= 31) then
           data encode(30 downto 0) <= data encode(31 downto 1);</pre>
                                     <= '0':
           data encode(31)
           position count
                            elsif (position count = 31) then
                                    <= '0':
           state encoding
        end if:
     when others =>
                                      <= (others => '0'):
        data encode
        position count
                                      <= 0:
                                      <= '0':
        state encoding
     end case;
   end if;
end if;
if (clk'event and clk = '1') then
   if (nonot i = 101) then
```

• Shift register is a parallel load register



"00001000010000011000000011010"

] [*;	2 ^{TimeA} ▼ = 937.5 ▼ ns▼ 1	👯 - 🔁 - 🎦	- III KI 👯	5	007	7,012,437.5	öns + O] Tin	ie: 🖁 🖥	937.5ns :	1847.790		- KA 0 M
× ©	Baseline = 1847.790948ns Cursor-Baseline = -910.290948ns		TimeA = 937.5ns																									B	aseline = 7	1847.790948	ns
	Name 🔻	Cursor 🔻		1000ns			1100ns		1	200ns			300ns			1400	ns		1	1500ns			1600	Ins		1	700ns			1800ns	
M	r→ ⊼ clk	1																													-
2	reset_i	1																													
	→ Σ new_value_available	0																													
	🗄 🛱 new_value	'h 00000000	00000000	082 00	0000000																										
	🕀 🌆 data_encode	'h 00000000	00000000	082	041	010 <mark>) 1</mark> 01	0) (008)	004	002 001	000	000	000 1000	▶ 000 ₽	000	000) (000 •) (000 •) 00	00 × 1 00	000	• 0 00	000	000	000	000• (0	00) (0	000 (000	• <mark>(</mark> 00000	000			
	🗄 🖷 🕞 data_word	'd 0	0			1	3	4							X	14 🛛	15					21					27				
	🗄 🖅 position_count	'd 0	0			2 3	4	5	(6)(7	8	(9)	10 11	12	13	14	15 (J	16 17	7 (18	19	20	21	22	23	24 2	5 2	6 27	28	29 3	0 31		i
	write_data_word	0			Γ										Γ]			
		0																													
																															-
J			•			1,000,0	000			2,000,000			3	3,000,000				4,000	,000			5,	000,000				6,000,00		7,0	12,437.5ns	•
0																														1 object sel	ected



Position decoder – shift register

												Time:	89	937.5n	ıs : 1847	.790 💌	+- 	- KA 8 Fr
															Baselin	e = 1843	7.790948r	18
140)Ons			150)Ons			160)Ons			170	lOns			180)Ons	
												. <u> </u>						
	000	000	000	000	000	000	000	000	000	000	000	000	00000	0000				
	15						21						27					
	16	17) 18	19	X20	21	22	23	24	X25	26	27	28	X29	X30	X31		
																		-
		4	,000,000				5	,000,000)			6	000,000	D .		7,012,4	137.5ns	•
																1	object sele	ected

Position decoder – shift register 31 .. 11 10 8 7 6 5 4 3 2 1 0 0 0 1 0 0 0 1 0 0 0 0

Shift register & counter (if then) Result in an FPGA from 2002: (Altera EP20k200FC484-3) 81 out of 8320 logic elements 44 registers

11% (41/376) of pins

10.6 ns (94.5 MHz) position_count-> position_count

tco:8.0 ns:data_word_reg -> data_wordtsu:7.0 ns:new_value_available -> data_encode



Shift register & counter (case) Result in an FPGA from 2002: (Altera EP20k200FC484-3) 50 out of 8320 logic elements (with case statement) 44 registers

11% (41/376) of pins

9.1 ns (109.9 MHz) position_count-> data_encode

tco:7.0 ns:data_word_reg -> data_wordtsu:6.3 ns:new_value_available -> data_encode

Position decoder – shift register

• Task fulfilled?

- Few logic cells
- Timing constraints fulfilled

User requirements fulfilled?

- Processing per 32 bit line takes:
 - 32 bits * 25 ns = 800 ns
 - Data comes each 100 ns -> 1 out of 2560 32 bit line
 - Decoding time for all lines is: 2560 * 800 ns => 2 ms
 - Within 2 ms => 20480 data lines arrive
 - input FIFO would need to be at least 20k * 32 bit deep
 - During 2 ms no other trigger acquisition can take place
 dead time => max trigger rate: 488 Hz
- User requirements not fulfilled



How to decode the address? this line has two hits the state machine must send two hits into the dual port memory

row address	hit position = 5
row address	hit position = 11



```
--postionDecoderPri
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity positionDecoder is
                               std_logic;
port (
       clk
                          :in
                               std logic
       reset i
                          :in
       new value available
                               std logic
                          :in
                               std_logic_vector (31 downto 0);
       new value
                          :in
                          :out integer range 0 to 31;
       data word
       write data word
                          :out std logic);
end positionDecoder;
architecture Priority of positionDecoder is
component prior32
                     std_logic_vector (31 downto 0);
port ( inp
                :in
               :out std logic vector (4 downto 0));
       code
end component;
component addressDecoder
                    std_logic_vector (4 downto 0);
port ( inp
               :in
               :out std logic vector (31 downto 0));
       code
end component;
                          :std logic vector (31 downto 0);
signal data encode
signal state encoding
                          std logic
signal hit address
                          :std_logic_vector (4 downto 0);
                          :std_logic_vector (31 downto 0);
signal data_encode_actual
                          :std logic vector (31 downto 0);
signal data encode next
signal data_encode_next_is_0
                          std logic
signal new value is 0
                          std_logic
```

```
--postionDecoderPri
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity positionDecoder is
port (
                               std logic:
        clk
                          :in
                               std logic
        reset i
                          :in
                          :in
                               std logic
        new value available
                          :in
                               std logic vector (31 downto 0);
        new value
                          :out
        data word
                               integer range 0 to 31:
        write data word
                               std logic);
                          :out
end positionDecoder;
architecture Priority of positionDecoder is
component prior32
port ( inp
                     std_logic_vector (31 downto 0);
                :in
                     std logic vector (4 downto 0));
        code
                :out
end component;
component addressDecoder
port ( inp
                     std_logic_vector (4 downto 0);
                :in
                :out std logic vector (31 downto 0));
        code
end component;
                          :std_logic_vector (31 downto 0);
signal data encode
signal state encoding
                          std logic.
                          :std_logic_vector (4 downto 0):
signal hit address
signal data encode actual
                          :std_logic_vector (31 downto 0);
                          :std logic vector (31 downto 0);
signal data encode next
signal data encode next is 0
                          std_logic;
signal new value is 0
                          std logic.
```



```
data encode
                                  <= data encode next;
          state encoding
                                  <= '0':
       end if:
     when others =>
       data encode
                                  \ll (others => '0');
                                  <= '0':
       state encoding
     end case;
  end if;
end if;
end process;
                    <= data_encode and data_encode_actual;</pre>
data encode next
write data word
                    <= state encoding;
data word
                     <= to_integer (unsigned(hit_address));</pre>
a prior32: prior32
 port map (data encode, hit address);
a addressDecoder: addressDecoder
  port map (hit_address, data_encode_actual);
process (data encode next)
begin
  data encode next is 0 <= '1';
  else
     data encode next is 0 <= '0':
  end if:
end process;
process (new value)
begin
  new_value_is_0 <= '1';
  else
     new value is 0 <= '0';
  end if;
end process;
end Priority;
```

```
library ieee;
use ieee.std logic 1164.all;
entity prior32 is
port ( inp
                  :in std_logic_vector (31 downto 0);
                  :out std logic vector (4 downto 0));
        code
end prior32;
architecture behavioral0 of prior32 is
             ************
--prior32
          begin
process (inp)
begin
         (inp(0) = '1') then
  if
                                 code <= "00000":
   elsif (inp(1) = '1') then
                                 code <= "00001"
   elsif (inp(2) = '1') then
                                 code <= "00010";
   elsif (inp(3) = '1') then
                                 code <= "00011";
   elsif (inp(4) = '1') then
                                 code <= "00100";
   elsif (inp(5) = '1')
                       then
                                 code <= "00101":
   elsif(inp(6) = '1')
                       then
                                 code <= "00110";
   elsif(inp(7) = '1')
                       then
                                 code <= "00111"
   elsif (inp(8) = '1') then
                                 code <= "01000";
   elsif (inp(9) = '1') then
                                 code <= "01001"
   elsif (inp(10) = '1') then
                                 code <= "01010":
   elsif(inp(11) = '1') then
                               _____code <= "01011";
   elsif (inp(12) = '1') then
                                 code <= "01100"
   elsif(inp(13) = '1') then
                                 code <= "01101".
   elsif (inp(14) = '1') then
                                 code <= "01110";
   elsif (inp(15) = '1') then
                               ______ code <= "01111"
   elsif (inp(16) = '1') then
                               _____code <= "10000":
   elsif (inp(17) = 11) then
                               _____code <= "10001"
   elsif (inp(18) = '1') then
                                 code <= "10010";
   elsif (inp(19) = '1') then
                                 code <= "10011";
   elsif (inp(20) = '1') then
                               ______ code <= "10100"
   elsif (inp(21) = '1') then
                               ______ code <= "10101";
   elsif (inp(22) = '1') then
                               _____code <= "10110"
   elsif(inp(23) = '1') then
                               ______ code <= "10111"
   elsif (inp(24) = '1') then
                                 code <= "11000";
   elsif (inp(25) = '1') then
                               ______ code <= "11001";
   elsif (inp(26) = '1') then
                               _____code <= "11010";
   elsif (inp(27) = '1') then
                              _____code <= "11011"
   elsif (inp(28) = '1') then
                               _____code <= "11100"
   elsif (inp(29) = '1') then
                              code <= "11101";
                              code <= "11110";
   elsif (inp(30) = '1') then
                              code <= "11111"
   elsif (inp(31) = '1') then
   else
                                code <= "11111";
end if;
```

end process;

end behavioral0;

```
--adressDecoder
          ********
library ieee;
use ieee.std logic 1164.all;
entity addressDecoder is
           std_logic_vector (4 downto 0);
port ( inp
        :in
    code
        :out std_logic_vector (31 downto 0));
end addressDecoder;
architecture behavioral of addressDecoder is
begin
process (inp)
begin
 case (inp) is
  when "00000" =>
              code
  when "00001" =>
               code
              <=
  when "00010" =>
           code
              when "00011"
              =>
           code
     "00100" =>
  when
           code
              <=
               when
     "00101" =>
           code
              <=
               when
     "00110" =>
           code
              "00111" =>
           code
              when
  when "01000" =>
              code
  when "01001" =>
              code
  when "01010"
           code
              _=>
  when
     "01011" =>
           code
              when "01100" =>
           code
              <=
               "1111111111111111111111011111111111
  when "01101" =>
           code
              when "01110"
              =>
           code
  when "01111" =>
              ← "111111111111111101111111111111111
           code
  when "10000" =>
              code
  when "10001" =>
           code
              when "10010" =>
           code
              when "10011" =>
           code
              when "10100" =>
           code
              when "10101" =>
              code
  when "10110" =>
              code
  when "10111" =>
           code
              when "11000" =>
              code
  when "11001"
              code
        =>
  when "11010" =>
           code
              when "11011" =>
              code
  when "11100" =>
           code
              when "11101" =>
              code
  when "11110" =>
              code
  when "111111" =>
           when others =>
              code
 end case;
end process;
end behavioral;
```

8	💞 🗠 🔅 🐚 🎘 🗙		₩ .												🕨 Send To: 💽 🛱	i 🗈 📰 🔽	
Sea	rch Names: Signal 🔻 📃 💌] 🛝 🛝]:	Search Times: Value 🔻		\$.												
Γ ×2	TimeA 💌 = 975,000,000 💌 fs 💌 🗗	* 🖊 📥) 🔴 📀 🕜 3,	794,950ns + 0] 1	Time: 3 🔂 975,000,00	Ofs : 1,2 🗾 🄍 🕇 🕻	- 60 8 Ff
×⊙	Baseline = 1,212,500,000fs Cursor-Baseline = -237,500,000fs		Time& = 975 000 000fs											, i	Bas	eline = 1,212,500,000	Ofs
	Name 🔻	Cursor 🔻	980,000,000fs	1,000,000,000	s 1,020	,000,000fs	1,040,000,000fs	1,060,000,000fs	1,080,00	0,000fs	1,100,000,000fs	s 1,120,000,000fs	1,140,000,000fs	1,160,000,000fs	1,180,000,000fs	1,200,000,00	<u>ا</u>
P	r → Σ clk	0															
3	→Z reset_i	1															
	→T new_value_available	0															
	⊞—- <mark>5a</mark> new_value	'h 000000⊳	0000000	0820001A		00000000											
	⊞¶∎• data_encode	'h 000000▶	0000000		0820C01A		0820C018	0820C010		0820C000		08208000	08200000	08000000	00000	000	
	⊞¶a• data_encode_actual	'h 7FFFFF∳	7FFFFFFF		FFFFFFFD		FFFFFFF7	FFFFFFEF		FFFFBFFF		FFFF7FFF	FFDFFFFF	F7FFFFFF	7FFFF	FFF	
	⊞ ^f a• data_encode_next	'h 000000▶	0000000		0820C018		0820C010	0820000		08208000		08200000	0800000	00000000			
	⊞ ^f a• hit_address	'h 1F	lF		01		03	04		OE		OF	15	(1B	11		
	⊕	'd 31	31		1)(з	4		14		15	21	27	(31		
	data_encode_next_is_0	1															
		0															
	write_data_word	0															
					-												
																	-
J		■	<u></u>				1,000,000,000,000				2,000,000,000,0			3,000,000,000,000) 3	794,950,000,000fs	•
0																0 objects sel	lected

]7	🥳 🗠 🔗 🐒 🍘 🖉 🗙		Ø.							
Sea	rch Names: Signal 🔻 📃	- 🛝 🛝 🛛	Search Times: Value 🔻)					
Γ x₂	TimeA 💌 = 975,000,000 💌 fs 💌 1	** 🖊 📥		🌰 🔿 🕜 3,7	794,950ns + 0					
× () Q	Baseline = 1,212,500,000fs Cursor-Baseline = -237,500,000fs		TimeA = 975,000,000fs							
	Name 🔻	Cursor 🔻	980,000,000fs	1,000,000,000f	s 1,020	,000,000fs	1,040,000,0	00fs 1,	060,000,000fs	1,08
P	r > Σ clk	0								
Þ	···· → Σ reset_i	1								
	···· → new_value_available	0								
	🕀 📲 new_value	'h 000000≯	0000000	0820C01A		00000000				
	⊕ ∿ ∎• data_encode	'h 000000≯	0000000		0820C01A		0820C018		0820C010	
	⊕ <mark>fa</mark> • data_encode_actual	'h 7FFFFF≯	7FFFFFFF		FFFFFFFD		FFFFFFF7		FFFFFFFFF	
	⊕ √ ∎• data_encode_next	'h 000000≯	0000000		0820C018		0820C010		0820000	
	⊕ ^g ∎• hit_address	'h lF	1F		01		03		04	
	⊕ Ē → data_word	'd 31	31		(1		Хз		4	
	data_encode_next_is_0	1								
	······ III state_encoding	0								
	🕞 write_data_word	0								
		 ↓ ▶ 					11.000.000.00	0.000		
/ *							1,000,000,00		•	
ାତ										

🕜 3,794,950ns + 0

1,000fs	s 1,020	,000,000fs	1,040,000,000fs 1,0		060,000,000fs	60,000,000fs 1,080,000		1,100,000,0006	s 1,12	0,000,000fs	1,140,000,0	1,16 00fs	50
		_											
LA		00000000											
	0820C01A 0820C018						0820C000		08208000		08200000	(α	08
	FFFFFFFD FFFFFFF7				FFFFFFEF		FFFFBFFF		FFFF7FFF		FFDFFFFF)I	F
	0820C018		0820C010		0820C000	:200000 (0			08200000		08000000	χ	00
	01		03		04	4(OF		15	L)	11
	1		(з		4		14		15		21)2	2'
			14 000 000 000	2 000				2 000 000 000 0	200			12 00	0
			1,000,000,000					2,000,000,000,000,0				3,0	ű.

Posi	tior	n de	COC	der	– pri	ority	enc	od	er
] 🐝	🕶 🛖 🛛 Send To:	or 🔁 🖪	2 🚅 🌄 🗐
] Time: 37 9	75,000,000fs : 1	1.2 0 + - 0
								Baseline	= 1,212,500,000fs
1,060,000,000fs 1,080,0	00,000fs	1,100,000,0006	s 1,120	,000,000fs	1,140,000,000fs	1,160,000,000f	is 1,180,00	00,000fs	1,200,000,00
			J					J	
0820C010	0820C000		08208000		08200000	0800000)	00000000	
FFFFFEF	FFFFBFFF		FFFF7FFF		FFDFFFFF	F7FFFFFF	,	7FFFFFFF	
	<u> </u>		X08200000		08000000	<u> </u>		·	
<u>(04</u>	<u> /oe</u>		<u>/</u> 0F		<u>/15</u>	<u></u>		<u> 1F</u>	
<u>\</u> 4	<u> 14</u>		<u> 15</u>		<u></u>	<u></u> 127		<u> </u>	
									•
		2,000,000,000,0	000			3,000,000,000	0,000	3,794;	950,000,000fs 🕨
									0 objects selected

Shift register & counter (case) Result in an FPGA from 2002: (Altera EP20k200FC484-3) 50 with case out of 8320 logic elements 44 registers

11% (41/376) of pins

9.1 ns (109.9 MHz) position_count-> data_encode

tco: 7.0 ns: data_word_reg -> data_word tsu: 6.3 ns: new_value_available -> data_encode

Position decoder – priority encoder



Priority encoder Result in an FPGA from 2002: (Altera EP20k200FC484-3) 172 (out of 8320) logic elements 33 registers addressDecoder: 16 prior32: 54 11% (41/376) of pins 20.8 ns (48.0 MHz) data_encode -> state_encoding tco: 17.1 ns:data_encode -> data_word tsu: 14.9 ns:new_value -> state_encoding
Shift register & counter (case) Result in an FPGA from 2002: (Altera EP20k200FC484-3) 50 with case out of 8320 logic elements 44 registers

11% (41/376) of pins

- 9.1 ns (109.9 MHz) position_count-> data_encode
- tco: 7.0 ns: data_word_reg -> data_word tsu: 6.3 ns: new value available -> data encode

Position decoder – priority encoder



Priority encoder Result in an FPGA from 2002: (Altera EP20k200FC484-3) 172 (out of 8320) logic elements -> more logic cells 33 registers

addressDecoder: 16 prior32: 54 11% (41/376) of pins

20.8 ns (48.0 MHz) data_encode -> state_encoding -> slower state machine, but faster processing tco: 17.1 ns:data_encode -> data_word tsu: 14.9 ns:new_value -> state_encoding

• Task fulfilled?

- Many logic cells - FPGA Timing constraints fulfilled User requirements fulfilled? - Processing per 32 bit line takes: • numbHits per line * 25 ns = ? Data comes each 100 ns -> one out of 2560 32 bit line Decoding time for all lines is: 2560 * ? ns => ? ms • Within ? ms => ? data lines arrive - input FIFO would need to be at least ? * 32 bit deep • During ? ms no other trigger acquisition can take place – dead time => max trigger rate: ? Hz
- User requirements fulfilled ?

• Task fulfilled?

- Physics simulation:
 - max 2% of all pixels will be hit in one acquisition
- User requirements fulfilled?
 - Processing per 32 bit line takes:
 - (numbHits per line) * 25 ns = (32 * 0.02) * 25 ns = <25 ns
 - Data comes each 100 ns -> one out of 2560 32 bit line
 - One line with up to 4 hits can be decoded before the next line arrives
 - Input FIFO of 1000 * 32 bits implemented to buffer statistical fluctuations or calibration sequences
 - Dead time defined by transmission of data stream
 - 2560 lines each 100 ns => 256 μs => 3900 Hz
 - dead time => max trigger rate: 3900 Hz
- User requirements fulfilled: yes

Position decoder – priority encoder 31 .. 11 10 8 7 6 5 4 3 2 1 0 0 0 1 0 0 0 1 0 0 0 0 0

Priority encoder Result in an FPGA from 2002: (Altera EP20k200FC484-3) 172 (out of 8320) logic elements -> more logic cells

20.8 ns (48.0 MHz) data_encode -> state_encoding -> slower state machine, but faster processing

Slower and more logic can mean more elegant and effective

- User requirements fulfilled: yes
- Can we do better?
- Can we do faster or with less logic?
- Do we know something which the synthesizer does not know?

```
library ieee;
use ieee.std logic 1164.all;
entity prior32 is
                 :in std_logic_vector (31 downto 0);
port ( inp
                 :out std_logic_vector (4 downto 0));
        code
end prior32;
architecture behavioral0 of prior32 is
--prior32
 begin
process (inp)
beqin
  if
        (inp(0) = '1') then
                               code <= "00000":
                              code <= "00001"
  elsif (inp(1) = '1') then
  elsif (inp(2) = '1') then
                              code <= "00010";
  elsif (inp(3) = '1') then
                              _code <= "00011";
  elsif (inp(4) = '1') then
                            code <= "00100";
  elsif (inp(5) = '1') then
                              _code <= "00101";
  elsif (inp(6) = '1') then
                               code <= "00110";
  elsif (inp(7) = '1') then
                               code <= "00111"
  elsif (inp(8) = '1') then
                               code <= "01000":
  elsif (inp(9) = 11) then
                              _code <= "01001";
  elsif (inp(10) = '1') then
                            code <= "01010":
  elsif (inp(11) = '1') then
                              _code <= "01011";
  elsif (inp(12) = '1') then
                              code <= "01100"
  elsif (inp(13) = '1') then
                               code <= "01101";
  elsif (inp(14) = '1') then
                               code <= "01110":
  elsif (inp(15) = '1') then
                              _code <= "01111"
  elsif (inp(16) = '1') then
                             code <= "10000":
  elsif (inp(17) = '1') then
                              code <= "10001";
                               code <= "10010":
  elsif (inp(18) = '1') then
  elsif (inp(19) = '1') then
                               code <= "10011";
  elsif (inp(20)) = (1) then
                               code <= "10100":
  elsif (inp(21) = '1') then
                              code <= "10101":
  elsif (inp(22) = '1') then
                              code <= "10110";
  elsif(inp(23) = '1') then
                              _code <= "10111'
  elsif (inp(24) = '1') then
                               code <= "11000":
  elsif (inp(25) = '1') then
                              code <= "11001":
  elsif (inp(26) = '1') then
                             code <= "11010"
  elsif (inp(27) = '1') then
                            code <= "11011";
  elsif (inp(28) = '1') then
                            _____code <= "11100"
  elsif (inp(29) = '1') then
                            code <= "11101"
  elsif (inp(30) = '1') then
                            code <= "11110";
                            code <= "11111";
  elsif (inp(31) = '1') then
  else
                               code <= "11111";
end if;
end process;
```

end behavioral0;

<pre>architecture behavioral1 of prior32 is signal code0 : std_logic_vector (2 downto 0); signal code1 : std_logic_vector (2 downto 0); signal code2 : std_logic_vector (2 downto 0); signal code3 : std_logic_vector (2 downto 0); signal code4 : std_logic_vector (2 downto 0); signal code5 : std_logic_vector (2 downto 0); signal code6 : std_logic_vector (2 downto 0); signal code7 : std_logic_vector (2 downto 0);</pre>	
begin if (inp(0) = '1') then code0 <= "000"; elsif (inp(1) = '1') then code0 <= "001"; elsif (inp(2) = '1') then code0 <= "010"; elsif (inp(3) = '1') then code0 <= "011"; else code0 <= "011"; else code0 <= "100";	
<pre>if (inp(4) = '1') then code1 <= "000"; elsif (inp(5) = '1') then code1 <= "001"; elsif (inp(6) = '1') then code1 <= "010"; elsif (inp(7) = '1') then code1 <= "011"; else code1 <= "100";</pre>	
<pre>if (inp(8) = '1') then code2 <= "000"; elsif (inp(9) = '1') then code2 <= "001"; elsif (inp(10) = '1') then code2 <= "010"; elsif (inp(11) = '1') then code2 <= "010"; else code2 <= "011"; else code2 <= "100";</pre>	
<pre>if (inp(12) = '1') then code3 <= "000"; elsif (inp(13) = '1') then code3 <= "001"; elsif (inp(14) = '1') then code3 <= "010"; elsif (inp(15) = '1') then code3 <= "011"; else code3 <= "100";</pre>	
<pre>if (inp(16) = '1') then code4 <= "000"; elsif (inp(17) = '1') then code4 <= "001"; elsif (inp(18) = '1') then code4 <= "010"; elsif (inp(19) = '1') then code4 <= "011"; else code4 <= "100"; end if;</pre>	
<pre>if (inp(20) = '1') then code5 <= "000"; elsif (inp(21) = '1') then code5 <= "001"; elsif (inp(22) = '1') then code5 <= "010"; elsif (inp(23) = '1') then code5 <= "011"; else code5 <= "100";</pre>	
<pre>if (inp(24) = '1') then code6 <= "000"; elsif (inp(25) = '1') then code6 <= "001"; elsif (inp(26) = '1') then code6 <= "010"; elsif (inp(27) = '1') then code6 <= "011"; else code6 <= "100";</pre>	
<pre>if (inp(28) = '1') then code7 <= "000"; elsif (inp(29) = '1') then code7 <= "000"; elsif (inp(30) = '1') then code7 <= "001"; elsif (inp(31) = '1') then code7 <= "010"; else code7 <= "011"; else code7 <= "011"; end if; end process;</pre>	

```
process (code0, code1, code2, code3, code4, code5, code6, code7)
begin
   if (code0(2) = '0') then
      code(4 downto 2) <= "000":
      code(1 downto 0) <= code0(1 downto 0);
   elsif(code1(2) = '0') then
      code(4 downto 2) <= "001";
      code(1 downto 0) <= code1(1 downto 0);
   elsif(code2(2) = '0') then
      code(4 downto 2) <= "010";
      code \{1 \ downto \ 0\} \le code \{1 \ downto \ 0\};\
   elsif(code3(2) = '0') then
      code(4 downto 2) <= "011":
      code \{1 \ downto \ 0\} \le code \{1 \ downto \ 0\};\
   elsif (code4(2) = '0') then
      code(4 downto 2) <= "100";
      code(1 \text{ downto } 0) \ll code(1 \text{ downto } 0);
   elsif(code5(2) = '0') then
      code(4 downto 2)
                         <= "101";
      code(1 downto 0)
                          \leftarrow code5(1 downto 0);
   elsif(code 6(2) = '0') then
      code(4 downto 2)
                         <= "110";
      code(1 \ downto \ 0) <= code(1 \ downto \ 0);
   elsif(code7(2) = '0') then
      code(4 downto 2)
                         <= "111";
      code(1 downto 0) <= code7(1 downto 0);
                         <= "111111":
   else code
   end if;
end process;
```

- Knowledge of implementation in target technology is important
- Knowledge of what the synthesizer is doing is important

Processor board with optical inputs

