



**The Abdus Salam
International Centre for Theoretical Physics**



2065-29

**Advanced Training Course on FPGA Design and VHDL for Hardware
Simulation and Synthesis**


26 October - 20 November, 2009

Clock Domains - Multiple FPGA Design


Alexander Kluge
*PH ESE FE Division CERN
385, rte Meyrin CH-1211 Geneva 23
Switzerland*

Clock domains – multiple FPGA design


Clock distribution: multiple FPGAs




Clock distribution: multiple FPGAs




Clock distribution




clock distribution/ t_{co} & t_s /board 0-> 1




Clock distribution




clock distribution/ t_{co} & t_s /board 1-> 0




Clock distribution




clock distribution/slow output board 0->1




clock distribution/fast output board 0->1



clock distribution/fast output board 1-> 0



clock distribution/slow output board 1-> 0




Constraints

- **Fulfilling FPGA internal constraints is not sufficient.**
- **Perform system simulations**
- **Logic can be too fast**


Data selection & delay

Data selection and delay



Data selection and delay

- Data (20 bits) every * 100 ns
- collision -> L0 (1 μ s)
- collision -> L2y or L2n (100 μ s)




Data selection and delay

- Data (20 bits) every * 100 ns
 - collision -> L0 (1 μ s)
 - collision -> L2y or L2n (100 μ s)
 - Options:
 - Data pipeline until L2 with FIFO based on shift registers @ 10 MHz
- 20 bits * 100 μ s / 100 ns
20 bits * 1000
= 20 000 bits

Data selection and delay


- Data pipeline with FIFO with shift registers
@ 10 MHz
 $20 \text{ bits} * 1000 = 20 \text{ 000 bits}$



20 000 bits in logic cells are used

Data selection and delay

- Data pipeline with FIFO based on dual port RAM @ 10 MHz
 $20 \text{ bits} * 1000 = 20\,000 \text{ bits}$




FPGAs have RAM cells in addition to logic blocks

Data selection and delay

Data pipeline with 2 FIFOs based on dual port RAM @ 10 MHz:

$$20 \text{ bits} * 10 + 20 \text{ bits} * 8 = 360 \text{ bits}$$



Data selection and delay

```
fastor_extractor.vhd - /Volumes/akluga/cadence/spd/spd_rxcard/link_rx_card_2004_pascal/verilog_files/V25/verilog_altera/fasto
File Edit Search Preferences Shell Macro Windows Help
top/spd/spd_rxcard/link_rx_card_2004_pascal/verilog_files/V25/verilog_altera/fasto/fastor_extractor.vhc 4060 bytes L: C: ---
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity fifo_fastor is
generic (fifo_depth : integer;
        fifo_ptr_width : integer;
        fifo_width : integer
        );
port ( reset_i : in std_logic;
      clk : in std_logic;
      write : in std_logic;
      read : in std_logic;
      data_in : in std_logic_vector (fifo_width-1 downto 0);
      data_out : out std_logic_vector (fifo_width-1 downto 0);
      delay : in unsigned (fifo_ptr_width-1 downto 0);
      enable : in std_logic
      );
end fifo_fastor;

architecture behavioral of fifo_fastor is

type mem_array is array (integer range <>) of std_logic_vector(fifo_width - 1 downto 0);

signal mem : mem_array(0 to (fifo_depth-1)); -- synthesis syn_ramstyle = "BLOCK_RAM"
attribute syn_ramstyle : string;
attribute syn_ramstyle of mem : signal is "BLOCK_RAM";

signal read_pointer : unsigned (fifo_ptr_width-1 downto 0);
signal write_pointer : unsigned (fifo_ptr_width-1 downto 0);

begin

process (clk, reset_i)
begin
if (clk'event and clk = '1') then
if (write = '0') then
mem(to_integer(write_pointer)) <= (others => '0');
elsif (enable = '1') then
mem(to_integer(write_pointer)) <= data_in;
end if;
end if;

if (clk'event and clk = '1') then
if (enable = '1') then
data_out <= mem(to_integer(read_pointer));
end if;
end if;

if (clk'event and clk = '1') then
if (reset_i = '0') then
write_pointer <= (others => '0');
elsif (write = '1' and enable = '1') then
write_pointer <= write_pointer + 1;
end if;
end if;

if (clk'event and clk = '1') then
if (reset_i = '0') then
read_pointer <= delay;
elsif (read = '1' and enable = '1') then
read_pointer <= read_pointer + 1;
end if;
end if;

end process;

end behavioral;
```

Data selection and delay

```
fastor_extractor.vhd - /Volumes/akluge/cadence/spd/spd_rxcad/link_rx_card_2004_pascal/verilog_files/V25/verilog_altera/fastor
File Edit Search Preferences Shell Macro Windows Help
/Volumes/akluge/cadence/spd/spd_rxcad/link_rx_card_2004_pascal/verilog_files/V25/verilog_altera/fastor/fastor_extractor.vhd 4060 bytes L: --- C: ---

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity fifo_fastor is
generic (fifo_depth      :integer;
         fifo_ptr_width  :integer;
         fifo_width      :integer
        );

port ( reset_i      :in std_logic;
       clk          :in std_logic;
       write        :in std_logic;
       read         :in std_logic;
       data_in      :in std_logic_vector (fifo_width-1 downto 0);
       data_out     :out std_logic_vector (fifo_width-1 downto 0);
       delay        :in unsigned (fifo_ptr_width-1 downto 0);
       enable       :in std_logic
      );
end fifo_fastor;

architecture behavioral of fifo_fastor is

type mem_array is array (integer range <>) of std_logic_vector(fifo_width - 1 downto 0);

signal mem : mem_array(0 to (fifo_depth-1) );-- synthesis syn_ramstyle = "BLOCK_RAM"
attribute syn_ramstyle : string;
attribute syn_ramstyle of mem : signal is "BLOCK_RAM";

signal read_pointer :unsigned (fifo_ptr_width-1 downto 0);
signal write_pointer :unsigned (fifo_ptr_width-1 downto 0);

begin

process (clk, reset_i)
begin
```

Data selection and delay

```
begin
process (clk, reset_i)
begin
if {clk'event and clk = '1'} then
  if {write = '0'} then
    mem(to_integer(write_pointer))    <= (others => '0');
  elsif {enable = '1'} then
    mem(to_integer(write_pointer))    <= data_in;
  end if;
end if;

if {clk'event and clk = '1'} then
  if {enable = '1'} then
    data_out    <= mem(to_integer(read_pointer));
  end if;
end if;

if {clk'event and clk = '1'} then
  if {reset_i = '0'} then
    write_pointer    <= (others => '0');
  elsif {write = '1' and enable = '1'} then
    write_pointer    <= write_pointer + 1;
  end if;
end if;

if {clk'event and clk = '1'} then
  if {reset_i = '0'} then
    read_pointer    <= delay;
  elsif {read = '1' and enable = '1'} then
    read_pointer    <= read_pointer + 1;
  end if;
end if;

end process;
end behavioral;
```

Data selection and delay

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity fastor_extractor is
generic (fifo_depth      :integer := 16;
        fifo_ptr_width  :integer := 4;
        fifo_width      :integer := 20
        );


port ( reset_i          :in std_logic;
      clk               :in std_logic;
      fastor0           :in std_logic_vector (9 downto 0);
      fastor1           :in std_logic_vector (9 downto 0);
      l0                :in std_logic := '0';
      l2y               :in std_logic := '0';
      l2n               :in std_logic := '0';
      delay_10         :in unsigned (3 downto 0) := "1111";
      fastor_delayed0  :out std_logic_vector (9 downto 0);
      fastor_delayed1  :out std_logic_vector (9 downto 0);
      enable            :in std_logic
      );
end fastor_extractor;

architecture behavioral of fastor_extractor is

component fifo_fastor is
generic (fifo_depth      :integer;
        fifo_ptr_width  :integer;
        fifo_width      :integer
        );
port ( reset_i          :in std_logic;
      clk               :in std_logic;
      write             :in std_logic;
      read              :in std_logic;
      data_in           :in std_logic_vector (fifo_width-1 downto 0);
      data_out          :out std_logic_vector (fifo_width-1 downto 0);
      delay             :in unsigned (fifo_ptr_width-1 downto 0);
      enable            :in std_logic
      );
end component;

signal fastor           :std_logic_vector (fifo_width-1 downto 0);
signal fastor_10       :std_logic_vector (fifo_width-1 downto 0);
signal fastor_12       :std_logic_vector (fifo_width-1 downto 0);
signal l2yn             :std_logic;
```


Data selection and delay



Data selection and delay

Baseline = 384,525ns


Cursor-Baseline = -19,600ns

Name ▾


- clk
- enable
- fastor
- IO
- l2yn
- read_pointer
- write_pointer
- fastor_IO
- write_pointer
- read_pointer
- fastor_l2

TimeA = 364,925ns

365,000ns | 366,000ns | 367,000ns | 368,000ns | 369,000ns | 370,000ns



Data selection and delay



Data selection and delay


Baseline = 367,150ns

Cursor-Baseline = -1937.5ns

Name ▼

- clk
- enable
- fastor
- I0
- I2yn
- read_pointer
- write_pointer
- fastor_I0
- write_pointer
- read_pointer
- fastor_I2

TimeA = 365,212.5ns



Data selection and delay

Baseline = 367,150ns

366,400ns

366,500ns

366,600ns


366,700ns

366,800ns

366,900ns


367,000ns

367,100ns



E	F	0	1	2	3	4	5
D	E	F	0	1	2	3	4
					55555	00000	
						1	
							55555

Data selection and delay



Data selection and delay


Baseline = 384,500ns

Cursor-Baseline = -17,725ns


Name ▼

- clk
- enable
- factor
- IO
- l2yn
- read_pointer
- write_pointer
- factor_l0
- write_pointer
- read_pointer
- factor_l2


TimeA = 366,775ns



Data selection and delay




Data selection and delay



Data selection and delay

Baseline = 384,500ns




System level simulation

System level simulation

6 x 10


6 x



3 x



1 x



- 60 ASICs: simplified behavioral
- 40 ASICs: full behavioral
- 5 FPGA: full behavioral
- 7 SRAMs: full behavioral
- 4 PCBs

What happens if we have speed problems?

- **Often because of inadequate logic architecture/coding style**
 - evaluate logic architecture
 - rewrite HDL code to adapt structure to better data throughput
 - insert pipeline structure - often one clock cycle more latency does not matter
 - Understand the specifications
 - look for systematics which can help to simplify logic
 - adapt architecture and schematics/code
 - only then optimize placing & routing

What happens if we have speed problems?

- Often because of components too small and routing congestion
 - timing constraints
 - Routing constraint - placement constraint
 - Use bigger/faster component

Conclusion

- **FPGA application at CERN**
 - data selection/trigger (muon track finder trigger)
 - data processing (pixel detector)
- **Design cycle**
- **Defining Specifications**
- **Clock domains**
- **Data delay**

Additional slides

- Alexander.kluge@cern.ch
- <http://akluge.web.cern.ch/akluge>