

Laboratory Overview. VHDL Simulation Environment. A design example.

Thursday, 18 March 2010 15:00 (1:00)

Content

Summary

Primary author(s) : MARIA LIZ CRESPO (ICTP Multidisciplinary Laboratory, Trieste, Italy)

Presenter(s) : MARIA LIZ CRESPO (ICTP Multidisciplinary Laboratory, Trieste, Italy)

Session Classification : Laboratory Overview. VHDL Simulation Environment. A design example.