





Outline

Digital CMOS Design

Arithmetic Operators

-  Adders
-  Comparators
-  Shifters
-  Multipliers

Multipliers


Two natural numbers **a** and **b** coded on n bits

the result of **a** \times **b** is coded on $2n$ bits

Classic scholar multiplication




Multipliers




Multipliers

Implementation : sequential multiplier




Multipliers

Implementation : sequential multiplier




Multipliers

Implementation : sequential multiplier




Multipliers

Implementation : sequential multiplier




Multipliers

Implementation : sequential multiplier




Multipliers

Implementation : sequential multiplier



Multipliers


Implementation : parallel multiplier



Multipliers

Implementation : parallel multiplier

At each level the operand of the adder is a partial product (conditioned by the corresponding b_i)



Multipliers

Implementation : parallel multiplier

Improvement : Reduce the number of partial products

$$x = \sum_{i=0}^{n-1} x_i \times 2^i \quad x_i \in \{0, 1\}$$

$$x = \sum_{i=0}^{n/2-1} (x_{2i} + 2x_{2i+1}) \times 2^{2i}$$

0 1 0 0 1 1 1 0 = 78

2
3
0
1

$$x = 2 \times 2^0 + 3 \times 2^2 + 0 \times 2^4 + 1 \times 2^6 = 78$$

Multipliers

Implementation : parallel multiplier

Improvement : Reduce the number of partial products

$$x = \sum_{i=0}^{n-1} x_i \times 2^i \quad x_i \in \{0, 1\}$$

$$x = \sum_{i=0}^{n/2-1} (x_{2i} + 2x_{2i+1}) \times 2^{2i} \quad \in \{0, 1, 2, 3\}$$

$2 = 4 - 2$

$$x = \sum_{i=0}^{n/2-1} (x_{2i} + 4x_{2i+1} - 2x_{2i+2}) \times 2^{2i}$$

Multipliers

Implementation : parallel multiplier

Improvement : Reduce the number of partial products

$$x = \sum_{i=0}^{n-1} x_i \times 2^i \quad x_i \in \{0, 1\}$$

$$x = \sum_{i=0}^{n/2-1} (x_{2i} + 4x_{2i+1} - 2x_{2i+2}) \times 2^{2i}$$

next weight

$$x = \sum_{i=0}^{n/2-1} (x_{2i-1} + x_{2i} - 2x_{2i+1}) \times 2^{2i}$$

$$x = \sum_{i=0}^{n/2-1} x'_{2i} \times 2^{2i} \quad x'_i \in \{-2, -1, 0, 1, 2\}$$


Multipliers

Implementation : parallel multiplier

Improvement : Reduce the number of partial products

$$x = \sum_{i=0}^{n/2-1} (x_{2i-1} + x_{2i} - 2x_{2i+1}) \times 2^{2i}$$

Booth encoding




$$x = -2 \times 2^0 + 0 \times 2^2 + 1 \times 2^4 + 1 \times 2^6 + 0 \times 2^8 = 78$$

Multipliers

Implementation : parallel multiplier

Improvement : Reduce the number of partial products




Multipliers

Implementation : parallel multiplier


Improvement : Reduce the number of partial products

An additional partial product is generated to take into account the input carry in case of subtraction



Multipliers

Implementation : parallel multiplier



$c_7 \ c_6 \ c_5 \ c_4 \ c_3 \ c_2 \ c_1 \ c_0$


$s_{15} s_{14} s_{13} s_{12} s_{11} s_{10} s_9 \ s_8 \ s_7 \ s_6 \ s_5 \ s_4 \ s_3 \ s_2 \ s_1 \ s_0$



Multipliers

Implementation : parallel multiplier

Each partial product is conditioned by the corresponding Booth encoded multiplicand bit b'_i



Multipliers

Implementation : fast parallel multiplier

Basically for a $n \times n$ multiplication,
we have to add n partial products
($2n$ -bit numbers)




Redundant coding

Use CSA (Carry Save Adder)
to reduce 3 partial products
into 2

Multipliers

Implementation : fast parallel multiplier

8 partial products



Wallace multiplier


of CSA layers $\approx \log_{3/2} (n/2)$

Multipliers

Implementation : fast parallel multiplier

32×32 bits multiplier $32 \rightarrow 22 \rightarrow 15 \rightarrow 10 \rightarrow 7 \rightarrow 5 \rightarrow 4 \rightarrow 3 \rightarrow 2$

Using $4 \rightarrow 2$ reduction leads to a more regular hardware implementation



32×32 bits multiplier $32 \rightarrow 16 \rightarrow 8 \rightarrow 4 \rightarrow 2$

of CSA layers $\approx 2 \log (n/2)$