

# Sequential Logic Described in VHDL - A Design Example

*Friday, 30 November 2012 13:25 (1:00)*

## Content

## Summary

**Primary author(s)** : RAUL ARTECHE DIAZ (CEADEN, Cuba)

**Presenter(s)** : RAUL ARTECHE DIAZ (CEADEN, Cuba)

**Session Classification** : Sequential Logic Described in VHDL - A Design Example