

## High Level Synthesis: how to improve FPGA design productivity

*Wednesday, 13 November 2013 09:00 (1:00)*

### Content

### Summary

**Primary author(s) :** FERNANDO RINCON CALLE (Universty of Castilla-La Mancha, Spain)

**Presenter(s) :** FERNANDO RINCON CALLE (Universty of Castilla-La Mancha, Spain)

**Session Classification :** High Level Synthesis: how to improve FPGA design productivity