

Combinational and Sequential Logic Described in VHDL - Description, Synthesis and Simulation

Wednesday, 13 November 2013 17:30 (1:30)

Content

Summary

Primary author(s) : KRISHNA M. KHARE, MIGUEL A. RISCO CASTILLO, CRISTIAN A. SISTERNA , CARLOS F. SOSA PAEZ

Presenter(s) : KRISHNA M. KHARE, MIGUEL A. RISCO CASTILLO, CRISTIAN A. SISTERNA , CARLOS F. SOSA PAEZ

Session Classification : Combinational and Sequential Logic Described in VHDL - Description, Synthesis and Simulation