

# Combinational and Sequential Logic Described in VHDL - Description, Synthesis and Simulation

*Thursday, 14 November 2013 15:30 (3:00)*

## Content

## Summary

**Primary author(s) :** KRISHNA M. KHARE, THULASIRAMAN NANDHA KUMAR, MIGUEL A. RISCO CASTILLO, CRISTIAN A. SISTERNA , CARLOS F. SOSA PAEZ

**Presenter(s) :** KRISHNA M. KHARE, THULASIRAMAN NANDHA KUMAR, MIGUEL A. RISCO CASTILLO, CRISTIAN A. SISTERNA , CARLOS F. SOSA PAEZ

**Session Classification :** Combinational and Sequential Logic Described in VHDL - Description, Synthesis and Simulation