Starts 26 Oct 2009
Ends 20 Nov 2009
Central European Time
Advanced Training Course on FPGA Design and VHDL for Hardware Simulation and Synthesis | (smr 2065)
Organizers
Directors: N. Abdallah, A. Cicuttin, A. Marchioro. Local Organizer: M.L. Crespo